Fast in-place sorting with CUDA based on bitonic sort

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6067 LNCS, Issue PART 1, 2010, Pages 403-410

  Peters, Hagen ^a   Schulz Hildebrandt, Ole ^a   Luttenberger, Norbert ^a  

^a UNIVERSITY OF KIEL   (Germany)

Author keywords

CUDA; GPGPU; GPU; Multicore; Parallel; Sorting

Indexed keywords

ARBITRARY INPUT LENGTHS; BITONIC SORT; BITONIC SORTING; CO-PROCESSORS; GENERAL-PURPOSE COMPUTING; GRAPHICS PROCESSOR; HIGH PROCESSING POWER; MEMORY ACCESS; MULTI CORE; PARALLEL SORTING; PARALLEL SORTING ALGORITHMS; PROGRAMMABILITY; STATE OF THE ART;

ARTS COMPUTING; COMPUTER ARCHITECTURE; COMPUTER CRIME;

PROGRAM PROCESSORS;

EID: 77955114056     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-14390-8_42     Document Type: Conference Paper

References (13)

1. Kapasi, U.J., Dally, W.J., Rixner, S., Mattson, P.R., Owens, J.D., Khailany, B.: Efficient conditional operations for data-parallel architectures. In: MICRO 33: Proceedings of the 33rd Annual ACM/IEEE International Symposium on Microarchitecture, pp. 159-170. ACM, New York (2000)
2. Purcell, T.J., Donner, C., Cammarano, M., Jensen, H.W., Hanrahan, P.: Photon mapping on programmable graphics hardware. In: HWWS 2003: Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Conference on Graphics Hardware, Aire-la- Ville, Switzerland, pp. 41-50. Eurographics Association (2003)
3. Kipfer, P., Segal, M., Westermann, R.: Uberflow: a gpu-based particle engine. In: HWWS 2004: Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Conference on Graphics Hardware, pp. 115-122. ACM, New York (2004)
4. Govindaraju, N., Raghuvanshi, N., Henson, M., Manocha, D.: A cache-efficient sorting algorithm for database and data mining computations using graphics processors. Technical report, University of North Carolina-Chapel Hill (2005)
5. Greb, A., Zachmann, G.: Gpu-abisort: optimal parallel sorting on stream architectures. In: 20th International on Parallel and Distributed Processing Symposium, IPDPS 2006 (2006)
6. Batcher, K.: Sorting networks and their applications. In: AFIPS Spring Joint Comput. Conf. (1967)
7. Harris, M., Sengupta, S., Owens, J.D.: Parallel prefix sum (scan) with cuda. In: GPU Gems 3. Addison-Wesley, Reading (2007)
8. Grand, S.L.: Broad-phase collision detection with cuda. In: GPU Gems, vol.3, Addison-Wesley, Reading (2007)
9. He, B., Govindaraju, N.K., Luo, Q., Smith, B.: Efficient gather and scatter operations on graphics processors. In: SC 2007: Proceedings of the 2007 ACM/IEEE Conference on Supercomputing, pp. 1-12. ACM, New York (2007)
10. Sengupta, S., Harris, M., Zhang, Y., Owens, J.D.: Scan primitives for gpu computing. In: GH 2007: Proceedings of the 22nd ACM SIGGRAPH/EUROGRAPHICS Symposium on Graphics Hardware, Aire-la-Ville, Switzerland, pp. 97-106. Eurographics Association (2007)
11. Cederman, D., Tsigas, P.: A practical quicksort algorithm for graphics processors. In: Halperin, D., Mehlhorn, K. (eds.) Esa 2008. LNCS, vol.5193, pp. 246-258. Springer, Heidelberg (2008)
12. Sintorn, E., Assarsson, U.: Fast parallel gpu-sorting using a hybrid algorithm, Orlando, FL, USA, vol.68, pp. 1381-1388. Academic Press, Inc., London (2008)
13. Satish, N., Harris, M., Garland, M.: Designing efficient sorting algorithms for manycore gpus. In: Proceedings 23rd IEEE International Parallel and Distributed Processing Symposium (2009)