Workload and network-optimized computing systems

IBM Journal of Research and Development

Volumn 54, Issue 1, 2010, Pages

  LaPotin, D P ^a   Daijavad, S ^b   Johnson, C L ^c   Hunter, S W ^c   Ishizaki, K ^d   Franke, H ^b   Achilles, H D ^b   Dumarot, D P ^e   Greco, N A ^b   Davari, B ^b  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c IBM RESEARCH   (United States)

^d IBM RESEARCH TOKYO   (Japan)

^e IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION DEVELOPMENT; APPLICATION EXAMPLES; APPLICATION REQUIREMENTS; CHIP INTEGRATION; COMPUTATIONAL MODEL; COMPUTING SYSTEM; DATA CENTERS; DESIGN FLEXIBILITY; EFFICIENT COMPUTATION; FREQUENCY-SCALING; GENERATION SYSTEMS; HARDWARE ACCELERATORS; INTEGRATED NETWORKING; NETWORK EDGES; NEW SERVICES; ON-CHIP NETWORKS; ON-CHIP PARALLELISM; ROADMAP; SEMICONDUCTOR PHYSICS; SYSTEM LEVELS; SYSTEM TRANSITIONS;

INFORMATION SERVICES; OPTIMIZATION; SEMICONDUCTOR GROWTH;

COMPUTER NETWORK PERFORMANCE EVALUATION;

EID: 77955113533     PISSN: 00188646     EISSN: 00188646     Source Type: Journal    
DOI: 10.1147/JRD.2009.2036972     Document Type: Article

References (35)

1. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 4th ed. San Mateo, CA: Morgan Kaufmann, 2007.
2. "3D chip technology," IBM J. Res. & Dev., vol. 52, no. 6, pp. 599-609, Nov. 2008.
3. IBM Corporation, New to SOA and Web services. [Online]. Available: http://www.ibm.com/developerworks/webservices/newto/
4. M. Shah, J. Barren, J. Brooks, R. Golla, G. Grohoski, N. Gura, R. Hetherington, P. Jordan, M. Luttrell, C. Olson, B. Sana, D. Sheahan, L. Spracklen, and A. Wynn, "UltraSPARC T2: A highly-threaded, power-efficient, SPARCSOC," in Proc. IEEE Asian Solid-State Circuits Conf., Nov. 2007, pp. 22-25.
5. Tera-scale computing. Intel Technol. J. [Online]. 11(3). Available: http://www.intel.com/technology/itj/2007/v11i3/index.htm
6. K. Asanovic, R. Bodik, B. C. Catanzaro, J. J. Gebis, P. Husbands, K. Keutzer, D. A. Patterson, W. L. Plishker, J. Shalf, S. W. Williams, and K. A. Yekick, "A landscape of parallel computing research: A view from Berkeley Univ. California, Berkeley, Tech. Rep. UCB/EECS-2006-183. [Online]. Available: http://www.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006-183.html
7. H. Franke, J. Xenidis, C. Basso, B. M. Bass, S. S. Woodward, J. D. Brown, and C. L. Johnson, "Introduction to the wire-speed processor and architecture," IBM J. Res. & Dev., vol. 54, no. 1, Paper 3:1-11, 2010, this issue.
8. H. Franke, T. Nelms, H. Yu, H. D. Achilles, and R. Salz, "Exploiting heterogeneous multicore systems for high-performance network processing," IBM J. Res. & Dev., vol. 54, no. 1, Paper 2:1-14, 2010, this issue.
9. S. W. Hunter, N. C. Strole, D. W. Cosby, and D. M. Green, "BladeCenter networking," IBM J. Res. & Dev., vol. 49, no. 6, pp. 905-919, 2005.
10. D. Cohen, F. Petrini, M. D. Day, M. Ben-Yehuda, S. W. Hunter, and U. Cummings, "Applying Amdahl's other law to the data center," IBM J. Res. & Dev., vol. 53, no. 5, Paper 5:1-12, 2009.
11. Y. Lin, L. Shao, Z. Zhu, and Q. Wang, "Wireless network cloud: Architecture and system requirements," IBM J. Res. & Dev., vol. 54, no. 1, Paper 4:1-12, 2010, this issue.
12. NCSU, Virtual Computing Laboratory. [Online]. Available: http://vcl.ncsu.edu
13. IBM Corporation, Smarter Planet Initiative. [Online]. Available: http://www.ibm.com/SmarterPlanet
14. Eclipse. [Online]. Available: http://www.eclipse.org/ptp/
15. Intel, Threading Building Blocks. [Online]. Available: http://software.intel.com/en-us/intel-tbb/
16. T. G. Mattson, B. A. Sanders, and B. L. Massingill, Patterns for Parallel Programming. Reading, MA: Addison-Wesley, 2004.
17. Patterns by G. Booch. [Online]. Available: http://www. handbookofsoftwarearchitecture.com
18. IBM Corporation, Amino Project. [Online]. Available: http://amino-cbbs. sourceforge.net/
19. J. Dean and J. Ghemawat, "MapReduce: Simplified data processing on large clusters," in Proc. 6th Symp. Oper. Syst. Design Implementation, San Francisco, CA, 2004, pp. 137-150.
20. X10. [Online]. Available: http://www.research.ibm.com/x10/
21. UPC. [Online]. Available: http://upc.lbl.gov/
22. J. Kahle, M. Day, P. Hofstee, C. Johns, T. Maeurer, and D. Shippy, "Introduction to the cell multiprocessor," IBM J. Res. & Dev., vol. 49, no. 4/5, pp. 589-604, Jul. 2005.
23. OpenCL. [Online]. Available: http://www.khronos.org/opencl/
24. B. Hutchison, M. Schmidt, D. Wolfson, and M. Stockton, An Introduction to the IBM Enterprise Service Bus. [Online]. Available: http://www.ibm.com/ developerworks/library/ws-soa-progmodel4/
25. E. Hung, Q. He, and J. Zhu, Sonoma: Web Service for Estimating Capacity and Performance of Service-Oriented Architecture (SOA) Workloads. [Online]. Available: ftp://ftp.software.ibm.com/software/dw/wes/hipods/SONOMA-wp9Oct- final.pdf
26. IBM Corporation, IBM BladeCenter HS21. [Online]. Available: http://www.ibm.com/systems/bladecenter/hardware/servers/hs21/
27. Sun Corporation, Sun SPARC Enterprise T5220. [Online]. Available: http://www.sun.com/servers/coolthreads/t5220/
28. IBM Corporation, WebSphere DataPower Integration Appliance XI50. [Online]. Available: http://www.ibm.com/software/integration/datapower/xi50/
29. IBM Corporation, IBM WebSphere Application Server. [Online]. Available: http://www.ibm.com/software/webservers/appserv/was/
30. Intel Corporation, Intel® Xeon® Processor E5345. [Online]. Available: http://processorfinder.intel.com/details.aspx?sspec=slac5
31. Sun SPARC Enterprise® T5220 Server. [Online]. Available: http:// www.sun.com/servers/coolthreads/t5220/datasheet.pdf
32. K. Olukotun and L. Hammond, "The future of microprocessors," Queue, vol. 3, no. 7, pp. 26-34, Sep. 2005.
33. M. Bohr, "Delivering innovation from research to manufacturing," in Intel Developers Forucm, Taipei, Taiwan, Oct. 2008. [Online]. Available: http://download.intel.com/technology/architecturesilicon/ 45nm-core2/IDF-Taipei08-Bohr.pdf
34. J. D'Ambrosia, D. Law, and M. Nowell, "40 gigabit Ethernet and 100 gigabit Ethernet, technology overview," in Ethernet Alliance White Paper, Nov. 2008. [Online]. Available: http://www.ethernetalliance.org/files/static- page-files/83AB2F43-C299-B906-8E773A01DD8E3A04/40G-100G-Tech-overview(2).pdf
35. G. Loh, Y. Xie, and B. Black, "Processor design in three-dimensional die-stacking technologies," IEEE Micro, vol. 27, no. 3, pp. 31-48, May/Jun. 2007.