Look into details: The benefits of fine-grain streaming buffer analysis

Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)

Volumn , Issue , 2010, Pages 27-36

  Foroozannejad, Mohammad H ^a   Hashemi, Matin ^a   Hodges, Trevor L ^a   Ghiasi, Soheil ^a  

^a University of California Davis   (United States)

Author keywords

buffer management; optimization; software synthesis; streaming applications; synchronous data flow

Indexed keywords

BUFFER ALLOCATION; BUFFER ANALYSIS; BUFFER MANAGEMENT; BUFFER SHARING; BUFFER SIZES; CRITICAL STEPS; DATA-FLOW GRAPHS; EMBEDDED APPLICATION; FINE-GRAIN ANALYSIS; HIGH LEVEL SPECIFICATION; INPUT DATAS; MEMORY FOOTPRINT; OPTIMIZATION SOFTWARE; PACKING ALGORITHMS; RANGE ANALYSIS; SPATIOTEMPORAL CHARACTERISTICS; STREAMING APPLICATIONS; SYNCHRONOUS DATA FLOW; TWO-DIMENSIONAL PACKING;

COMPUTER SOFTWARE; DATA FLOW ANALYSIS; GRAPHIC METHODS; LINGUISTICS; OPTIMIZATION; PROGRAM COMPILERS; WAVELET TRANSFORMS;

EMBEDDED SYSTEMS;

EID: 77954513702     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1755888.1755894     Document Type: Conference Paper

References (14)

1. Mathworks simulink - simulation and model-based design. available online at http://www.mathworks.com/products/simulink/.
2. S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee. Software Synthesis from Dataflow Graphs. Kluwer, 1996.
3. J. Eker, J. W. Janneck, E. A. Lee, J. Liu, X. Liu, J. Ludvig, S. Neuendorffer, S. Sachs, and Y. Xiong. Taming heterogeneity - the ptolemy approach. Proceedings of the IEEE, 91(1):127-144, 2003.
4. M. Geilen and T. Basten. Reactive process networks. In International Conference on Embedded Software, pages 137-146, 2004.
5. M. I. Gordon, W. Thies, M. Karczmarek, J. Lin, A. S. Meli, A. A. Lamb, C. Leger, J. Wong, H. Hoffmann, D. Maze, and S. P. Amarasinghe. A stream compiler for communication-exposed architectures. In International Conference on Architectural Support for Programming Languages and Operating Systems, pages 291-303, 2002.
6. M. Hashemi and S. Ghiasi. Versatile task assignment for heterogeneous soft dual-processor platforms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2010.
7. S. Jakobs. On the genetic algorithms for the packing of polygons. European Journal of Operational Research, 88:165-181, 1996.
8. M. Karczmarek, W. Thies, and S. Amarasinghe. Phased scheduling of stream programs. In Conference on Languages, Compilers and Tools for Embedded Systems, pages 103-112, 2003.
9. E. A. Lee and D. G. Messerschmitt. Static scheduling of synchronous data flow programs for digital signal processing. IEEE Transactions on Computers, 36(1), 1987.
10. E. A. Lee and D. G. Messerschmitt. Synchronous data flow. Proceedings of the IEEE, 75(9):1235-1245, September 1987.
11. A. Lodi, S. Martello, and M. Monaci. Two-dimensional packing problems: a survey. European Journal of Operational Research, 141 (2):241-252, 2003.
12. P. K. Murthy and S. S. Bhattacharyya. Shared buffer implementations of signal processing systems using lifetime analysis techniques. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(2), 2001.
13. S. Stuijk, M. Geilen, and T. Basten. Throughput-buffering trade-off exploration for cyclo-static and synchronous dataflow graphs. IEEE Transactions on Computers, 57(10):1331-1345, 2008.
14. M. Wiggers, M. Bekooij, and G. J. M. Smit. Efficient computation of buffer capacities for cyclo-static dataflow graphs. In Design Automation Conference, pages 658-663, 2007.