Write buffer-oriented energy reduction in the L1 data cache of two-level caches for the embedded system

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn , Issue , 2010, Pages 257-262

  Kim, Soontae ^a   Lee, Jongmin ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

data cache; low power; write buffer

Indexed keywords

CACHE ARCHITECTURE; DATA CACHES; ENERGY CONSUMPTION; ENERGY REDUCTION; LOW POWER; ON-CHIP CACHE; READ OPERATION; RESOURCE-CONSTRAINED; TAG MATCHING; TOTAL ENERGY CONSUMPTION; WRITE OPERATIONS;

EMBEDDED SYSTEMS; LAKES;

CACHE MEMORY;

EID: 77954509589     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1785481.1785542     Document Type: Conference Paper

References (17)

1. G Contreras, M Martonosi, J Peng, R Ju, GY Lueh, "XTREM: A Power Simulator for the XScale Core", In Proc. of the ACM SIGPLAN/SIGBED conference on compilers, Architectures, and Synthesis, 2004.
2. T Ishihara, F Fallah, "A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors", In Proc. of the conference on Design, Automation and Test, 2005.
3. J. Lee and S. Kim, "An Energy-Delay Efficient 2-level Data Cache Architecture for Embedded System", In Proc. of the International Symposium on Low Power electronices and Design, 2009.
4. K. Skadron and DW. Clark, "Design Issues and Tradeoffs for Write Buffers", In Proc. of the International Symposium on High-Performance Computer Architecture, pages 144-155, 1997.
5. Intel XScale Microarchitecture, http://www.intel.com.
6. ARM Cortex-A9 Microarchitecture, http://www.arm.com.
7. L. Hennessey and DA. Patterson, "Computer architecture: a quantitative approach. 4th Edition", Elsevier Science & Technology Books, 2006.
8. N. P. Jouppi, "Cache write policies and performance". In Proc. of the International Symposium on Computer Architecture, pages 191-201, 1993.
9. PP. Chu and R. Gottipati, "Write buffer design for on-chip cache", In Proc. of the International Conference on Computer Design, pages 311-16, 1994.
10. W Tang, R Gupta, A Nicolau, "Design of a Predictive Filter Cache for Energy Savings in High Performance Processor Architecture", In Proc. of the International Conference on Computer Design, 2001.
11. S. Thoziyoor, N. Muralimanohar, J. Ahn, and NP. Jouppi, "CACTI 5.1. Technical Report HPL-2008-20", HP Labs.
12. MR Guthaus, JS Ringenberg, D Ernst, TM Austin, T Mudge, RB Brown, "MiBench: A free, commercially representative embedded benchmark suite", In Proc. of the Workload Characterization, pp3-14, 2001
13. KM. Lepak and MH. Lipasti, "Silent Stores for Free", In Proc. of the International Symposium on Microarchitecture, pages 22-31, 2000.
14. Youtao Zhang , Jun Yang, "Low cost instruction cache designs for tag comparison elimination", In Proc. of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea.
15. B. Batson and T. N. Vijaykumar. "Reactive associative caches", In Proc. International Conference on Parallel Architectures and Compiliation Techniques, 2001.
16. Johnson Kin., Munish G., William H., "The Filter Cache: An Energy Efficient Memory Structure", International Symposium on Microarchitecture, 1997.
17. S. Kim, N. Vijaykrishnan, M. Kandemir, A. Sivasubramaniam and M. J. Irwin, "Partitioned Instruction Cache Architecture For Energy Efficiency." ACM Transactions on Embedded Computing System (TECS), Vol. 2, Issue 2, pp. 163-185, May 2003.