FARM: A prototyping environment for tightly-coupled, heterogeneous architectures

Proceedings - IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2010

Volumn , Issue , 2010, Pages 221-228

  Oguntebi, Tayo ^a   Hong, Sungpack ^a   Casper, Jared ^a   Bronson, Nathan ^a   Kozyrakis, Christos ^a   Olukotun, Kunle ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

Accelerators; Coherent fpga; Coprocessors; Fpga communication; Hypertransport; Prototyping

Indexed keywords

COMMUNICATION; COMPUTER HARDWARE; COST REDUCTION; COUPLINGS; FARMS;

ACCELERATORS; CO-PROCESSORS; COMMUNICATION MECHANISMS; CUSTOM DESIGN; FLEXIBLE ARCHITECTURES; HARDWARE PROTOTYPE; HARDWARE PROTOTYPING; HETEROGENEOUS ARCHITECTURES; HYPERTRANSPORT; LOW-LATENCY COMMUNICATION; MULTI PROCESSOR SYSTEMS; OPTIMAL CONFIGURATIONS; POWER CONSTRAINTS; PROTOTYPING; SYSTEM-BASED; TIGHT COUPLING; TIGHTLY-COUPLED;

COMPUTER ARCHITECTURE;

EID: 77954302006     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2010.41     Document Type: Conference Paper

References (15)

1. L. Barroso, S. Iman, and J. Jeong, "RPM: A rapid prototyping engine for multiprocessor systems," IEEE Computer, 1995.
2. J. Wawrzynek et al., "Ramp: Research accelerator for multiple processors," IEEE Micro, vol. 27, no. 2, pp. 46-57, 2007.
3. C. C. Corp. Instruction set innovations for convey's hc-1 computer. [Online]. Available: http://www.conveycomputers.com/Resources/Convey. Hot%20Chips.Brewer.pdf.
4. I. AMD. Maintaining cache coherency with amd opteron processors using fpga's. [Online]. Available: http://ra.ziti.uni-heidelberg.de/coeht/pages/ events/20090211/parag-beeraka.pdf.
5. U. of Heidelberg (Germany). UoH cHT-Core (coherent HT Cave Core). [Online]. Available: http://www.hypertransport.org/default.cfm?page= ProductsViewProduct&ProductID=84.
6. A & D Technology, Inc. Procyon, the ultra-high-performance simulation and control platform. [Online]. Available: http://www.aanddtech.com/products/ realtime-measurement-simulation-control/procyon/.
7. S. S. Mukherjee, B. Falsafi, M. D. Hill, and D. A. Wood, "Coherent network interfaces for fine-grain communication," in ISCA '96: Proceedings of the 23rd Annual Int'l Symp. on Computer Architecture, 1996, pp. 247-258.
8. P. Zhou, R. Teodorescu, and Y. Zhou, "Hard: Hardware-assisted lockset-based race detection," in HPCA '07: Proceedings of the 13th International Symposium on High-Performance Computer Architecture, 2007.
9. C. B. Zilles and G. S. Sohi, "A programmable co-processor for profiling," in HPCA '01: Proceedings of the 7th International Symposium on High-Performance Computer Architecture, 2001, p. 241.
10. K. D. Underwood, K. S. Hemmert, A. Rodrigues, R. Murphy, and R. Brightwell, "A hardware acceleration unit for mpi queue processing," in IPDPS '05: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium, 2005, p. 96.2.
11. C. J. Hughes and S. V. Adve, "Memory-side prefetching for linked data structures for processor-in-memory systems," J. Parallel Distrib. Comput., vol. 65, no. 4, pp. 448-463, 2005.
12. P. Kocher, R. Lee, G. McGraw, A. Raghunathan, and S. Ravi, "Security as a new dimension in embedded system design," in Design Automation Conference, 2004. Proceedings. 41st, 2004, pp. 753-760.
13. M. E. Acacio, J. González, J. M. García, and J. Duato, "A new scalable directory architecture for large-scale multiprocessors, " in HPCA '01: Proceedings of the 7th International Symposium on High-Performance Computer Architecture, 2001, p. 97.
14. A. Moshovos, "Regionscout: Exploiting coarse grain sharing in snoop-based coherence," in ISCA '05: Proceedings of the 32nd annual international symposium on Computer Architecture, 2005.
15. C. N. Keltcher, K. J. McGrath, A. Ahmed, and P. Conway, "The amd opteron processor for multiprocessor servers," IEEE Micro, vol. 23, no. 2, pp. 66-76, 2003.