Low power state assignment using ILP techniques

Proceedings of the Mediterranean Electrotechnical Conference - MELECON

Volumn , Issue , 2010, Pages 850-855

  Sagahyroon, Assim ^a   Aloul, Fadi A ^a   Sudnitson, Alexander ^b  

^a AMERICAN UNIVERSITY OF SHARJAH   (United Arab Emirates)

^b TALLINN UNIVERSITY OF TECHNOLOGY   (Estonia)

Author keywords

Boolean Satisfiability; Integer Linear Programming; Power; State assignment

Indexed keywords

ASSIGNMENT PROBLEMS; BENCHMARK CIRCUIT; BOOLEAN SATISFIABILITY; FINITE STATE MACHINES; INTEGER LINEAR PROGRAMMING; LOW POWER; LOW POWER STATE; OPTIMIZATION PROBLEMS; POWER STATE; SEARCH PROCESS; STATE TRANSITIONS; SWITCHING ACTIVITIES;

HIGHWAY ACCIDENTS; LINEAR PROGRAMMING; LINEARIZATION; STATE ASSIGNMENT; TRAVELING SALESMAN PROBLEM;

INTEGER PROGRAMMING;

EID: 77954289408     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MELCON.2010.5475949     Document Type: Conference Paper

References (31)

1. F. Aloul, A. Ramani, I. L. Markov, and K. Sakallah, "Symmetry- Breaking for Pseudo-Boolean Formulas," in ACM Journal of Experimental Algorithmics (JEA), vol. 12, article 1.3, 2007.
2. F. Aloul, A. Ramani, I. L. Markov, and K. Sakallah, "Solving difficult instances of boolean satisfiability in the presence of symmetry," in IEEE Transactions on Computer Aided Design (TCAD), 22(9), 1117-1137, 2003.
3. F. Aloul, K. Sakallah, and I. Markov, "Efficient Symmetry Breaking for Boolean Satisfiability," in IEEE Transactions on Computers, 55(5), 549-558, May 2006.
4. F. Aloul, A. Ramani, I. Markov, and K. Sakallah, "Generic ILP versus Specialized 0-1 ILP: An Update", in Proc. of the International Conference on Computer-Aided Design (ICCAD), 450-457, 2002.
5. G. Audemard, L. Simon, "Predicting Learnt Clauses Quality in Modern SAT Solver," in Proc. of the Twenty-first International Joint Conference on Artificial Intelligence (IJCAI), July 2009.
6. P. Bacchetta, L. Daldoss, D. Sciuto, and C. Silvano, "Low-Power State Assignment techniques for Finite State Machines," in Proc. of the IEEE Int'l Symposium on Circuits and Systems (ISCAS), 641-644, 2000.
7. L. Benini and G. De Micheli, "State Assignment for Low Power Dissipation," in IEEE Journal of Solid-State Circuits, 30(3), 258-268, 1995.
8. A. Biere, "PicoSAT Essentials," in Journal on Satisfiability, Boolean Modeling and Computation (JSAT), vol. 4, 75-97, 2008.
9. A. Biere, A. Cimatti, E. Clarke, M. Fujita, and Y. Zhu, "Symbolic Model Checking using SAT procedures instead of BDDs", in Proc. of the Design Automation Conference (DAC), 317-320, 1999.
10. D. Chai and A. Kuehlmann, "A Fast Pseudo-Boolean Constraint Solver", in Proc. of the Design Automation Conference (DAC), 830-835, 2003.
11. J. Crawford, M. Ginsberg, E. Luks, A. Roy, "Symmetry-breaking predicates for search problems," in Proc. of the 5th International Conference on Principles of Knowledge Representation and Reasoning, 148-159, 1996.
12. L. Daldoss, D. Sciuto, and C. Silvano, "State Encoding for Low Power Embedded Controllers," in Proc. of the IEEE International Symposium on Circuits and Systems (ISCAS), 421-424, 1998.
13. P. Darga, M. Lifiton, K. Sakallah, and I. L. Markov, "Exploiting structure in symmetry generation for cnf," in Proc. of the Design Automation Conference (DAC), 530-534, 2004.
14. H. Dixon and M. Ginsberg, "Inference Methods for a Pseudo-Boolean Satisfiability Solver," in Proc. of the National Conference on Artificial Intelligence (AAAI), 635-640, 2002.
15. N. Een and N. Sorensson, "An Extensible SAT-solver," in Proc. of the International Conference on Theory and Applications of Satisfiability Testing (SAT), 502-508, 2003.
16. R. Eggermont, S. Cotofana, and C. Lageweg, "Profiling-Based State Assignment for Low Power Dissipation," in Proc. of ProRISC, 2004.
17. G. Hachtel, M. Hermida, A. Pardo, M. Poncino, and F. Somenzi, "Re-Encoding Sequential Circuits to Reduce Power Dissipation," in Proc. of the Int'l Conference on Computer Aided Design (ICCAD), 70-73, 1994.
18. M. Koegst, G. Franke, and K. Feske, "State Assignment for FSM Low Power Design," in Proc. of European Design Automation Conference, 28-33, 1996.
19. ILOG CPLEX, http://www.ilog.com/products/cplex.
20. MCNC Benchmarks, http://www.cbl.ncsu.edu/CBL-Docs/Bench.htm.
21. S. Memik and F. Fallah, "Accelerated Boolean Satisfiability-Based Scheduling of Control/Data Flow Graphs for High-Level Synthesis," in Proc. of the International Conference on Computer Design (ICCD), 2002.
22. M. Moskewicz, C. Madigan, Y. Zhao, L. Zhang, and S. Malik, "Chaff: Engineering an Efficient SAT Solver", in Proc. of the Design Automation Conference (DAC), 530-535, 2001.
23. G. Nam, F. A. Aloul, K. A. Sakallah, and R. Rutenbar, "A Comparative Study of Two Boolean Formulations of FPGA Detailed Routing Constraints", in IEEE Transactions on Computers, 53(6), 688-696, June 2004.
24. J. Nelson, K. Tumer, and J. Ghosh, "Designing Genetic Algorithms for the State Assignment Problem," in IEEE Transactions on Systems Man and Cybernetics, 25(4), 687-694, 1999.
25. W. Noth and R. Kolla, "Spanning Tree Based State Encoding for Low Power Dissipation," in Proc. of the Design Automation and Test in Europe Conference (DATE), 168-174, 1999.
26. S. Park, S. Cho, S. Yang, and M. Ciesielski, "A New State assignment Technique for Testing and Low Power," in Proc. of the Design Automation Conference (DAC), 510-513, 2004.
27. K. Pipatsrisawat and A. Darwiche, "RSat 2.0: SAT Solver Description," Technical report D153. Automated Reasoning Group, Computer Science Department, University of California, Los Angeles, 2007.
28. A. Sagahyroon and F. Aloul, "Using SAT-Based Techniques in Power Estimation," in Microelectronics Journal, vol. 38, issues 6-7, 706-715, 2007.
29. H. Sheini and K. Sakallah, "Pueblo: A Modern Pseudo-Boolean SAT Solver," in Proc. of the Design, Automation, and Test Conference in Europe (DATE), vol. 2, 684-685, 2005.
30. A. Ramani, F. Aloul, I. Markov, and K. Sakallah, "Breaking Instance-Independent Symmetries in Exact Graph Coloring," in Journal of Artificial Intelligence Research (JAIR), Volume 26, 289-322, August 2006.
31. L. Yuan, G Qu, T. Villa, and A. Sangiovanni-Vincentelli, "FSM Re-Engineering and Its Application in Low Power State Encoding," in Proc. of the Asia and South Pacific Design Automation Conference (ASPDAC), 254-259, 2005.