Streaming, low-latency communication in on-line trading systems

Proceedings of the 2010 IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2010

Volumn , Issue , 2010, Pages

  Subramoni, Hari ^a,b   Petrini, Fabrizio ^a   Agarwal, Virat ^a   Pasetto, Davide ^c  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b OHIO STATE UNIVERSITY   (United States)

^c IBM RESEARCH   (Ireland)

Author keywords

[No Author keywords available]

Indexed keywords

10-GIGABIT ETHERNET; ALGORITHMIC DESIGN; COMMODITY COMPONENTS; COMMODITY HARDWARE; DATA FEED; END-TO-END LATENCY; HARDWARE SOLUTIONS; HIGH BANDWIDTH; LOW LATENCY; LOW-LATENCY COMMUNICATION; PACKET PAYLOADS; PROCESSING RATES; PROTOTYPE SYSTEM; TRADING SYSTEMS;

DISTRIBUTED PARAMETER NETWORKS; ELECTRONIC DATA INTERCHANGE; ETHERNET; HARDWARE; TELECOMMUNICATION NETWORKS; WIRELESS SENSOR NETWORKS;

INNOVATION;

EID: 77954060050     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPSW.2010.5470717     Document Type: Conference Paper

References (22)

1. ACTIV Financial Systems. At http://www.activfinancial.com/.
2. V. Agarwal, D.A. Bader, L. Dan, L.-K. Liu, D. Pasetto, M. Perrone, and F. Petrini. Faster fast: multicore acceleration of streaming financial data. Computer Science - R&D, 23(3-4):249-257, 2009.
3. Virat Agarwal, Lurng-Kuo Liu, and David Bader. Financial Modeling on the Cell Broadband Engine. IEEE International Symposium on Parallel and Distributed Processing (IPDPS), pages 1-12, April 2008.
4. Exegy. At http://www.exegy.com/.
5. Fulcrum Microsystems. At http://www.fulcrummicro.com/.
6. IBM. Develop high-volume, low-latency finance solutions with ibm websphere mq low latency messaging. White Paper, October 2009.
7. Impulse Accelerated Technologies. At http://www.impulseaccelerated.com/.
8. Mike Kistler, Michael Perrone, and Fabrizio Petrini. Cell Processor Interconnection Network: Built for Speed. IEEE Micro, 25(3), May/June 2006.
9. Dinesh Manocha. General-Purpose Computations Using Graphics Procecssors. IEEE Computer, 38(8):85-88, Aug. 2005.
10. G.W. Morris, D.B. Thomas, and W. Luk. Fpga accelerated low-latency market data feed processing. In HOTI '09: Proceedings of the 2009 17th IEEE Symposium on High Performance Interconnects, pages 83-89, Washington, DC, USA, 2009. IEEE Computer Society.
11. Myri. At http://www.myri.com/.
12. Myri. Myri-10G NICs and Software, 2009.
13. OPRA. Option Price Reporting Authority. Available at http://www.opradata. com/.
14. Davide Pasetto and Fabrizio Petrini. DotStar: Breaking the Scalability and Performance Barriers in Regular Expression Set Matching. Technical report, IBM T.J. Watson, 2009.
15. Redline Trading Solutions. InRush Ticker Plant, Low Latency High Throughput Deterministic Solutions. White Paper.
16. SIAC. FAST for OPRA - v1, 2007.
17. SIAC. Data Recipient Specification, 2008.
18. SIAC. FAST for OPRA - v2, 2008.
19. SIAC. National Market Systems - Common IP Multicast Distribution Network - Recipient Interface Specification, 2008.
20. Solace Systems. At http://www.solacesystems.com/.
21. TABB Group. Trading At Light Speed: Analyzing Low Latency Data Market Data Infrastructure. Available at http://www.tabbgroup.com/, 2007.
22. Tervela. At http://www.tervela.com/.