Multi-reentrant manufacturing system scheduling based on layered bottleneck analysis

Jisuanji Jicheng Zhizao Xitong/Computer Integrated Manufacturing Systems, CIMS

Volumn 16, Issue 4, 2010, Pages 855-860

  Qiao, Fei ^a   Ma, Yu Min ^a   Li, Li ^a   Ding, Xiao Jin ^a   Dai, Ya Nan ^a  

^a TONGJI UNIVERSITY   (China)

Author keywords

Drum buffer rope theory; Layered bottleneck; Multi reentrant manufacturing; Scheduling algorithm; Semiconductor

Indexed keywords

BOTTLENECK ANALYSIS; CALCULATION METHODS; COMPLEX MANUFACTURING SYSTEMS; DRUM-BUFFER-ROPE; EQUIPMENT CONTROL; MANUFACTURING SCHEDULING; RE-ENTRANT MANUFACTURING SYSTEM; SCHEDULING STRATEGIES; SEMICONDUCTOR PRODUCTION;

ROPE; SCHEDULING ALGORITHMS;

QUALITY CONTROL;

EID: 77953730287     PISSN: 10065911     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (15)

1. KUMAR P R. Scheduling manufacturing systems of re-entrant lines[J]. Stochastic Modeling and Analysis of Manufacturing Systems, 1994, doi: 10.1.1.17.6565.
2. MATHIRAJAN M, SIVAKUMAR A I. A literature review, classification and simple meta-analysis on scheduling of batch processors in semiconductor[J]. International Journal of Advanced Manufacturing Technology, 2006, 29(9/10): 990-1001.
3. SONG Y, TAO Z M, YI J G, et al. Bottleneck station scheduling in semiconductor assembly and test manufacturing using ant colony optimization[J]. IEEE Transactions on Automation Science and Engineering, 2007, 4(4): 569-578.
4. LI Li, QIAO Fei. ACO-based scheduling for a single batch processing machine in semiconductor manufacturing[C]//Proceedings of 2008 IEEE Conference on Automation Science and Engineering. Washington, D. C., USA: IEEE, 2008: 85-90.
5. ALLAOUI H, ARTIBA A. Integrating simulation and optimization to schedule a hybrid flow shop with maintenance constraints[J]. Computers & Industrial Engineering, 2004, 47(4): 431-450.
6. SIVAKUMAR A I. Multiobjective dynamic scheduling using discrete event simulation[J]. International Journal of Computer Integrated Manufacturing, 2001, 14(2): 154-167.
7. WANG Zuntong, WU Qidi, QIAO Fei. Alot dispatching strategy integrating WIP management and wafer start control[J]. IEEE Transactions on Automation Science and Engineering, 2007, 4(4): 579-583.
8. RAHMAN S. Theory of constraints-a review of the philosophy and its applications[J]. International Journal of Operations & Production Management, 1998, 18(4): 336-355.
9. WU H H, YEH M L. A DBR scheduling method for manufacturing environments with bottleneck re-entrant flows[J]. International Journal of Production Research, 2006, 44(5): 883-902.
10. GUO Yonghui, QIAN Xingsan. Shop floor control in wafer fabrication based on drum-buffer-rope theory[J]. Computer Integrated Manufacturing Systems, 2006, 12(1): 111-115(in Chinese).
11. DANIEL V, GUIDE R. Scheduling with priority dispatching rules and drum-buffer-rope in a recoverable manufacturing system[J]. International Journal of Production Economics, 1997, 53(1): 101-116.
12. KOSTURIAK J, GREGOR M. FMS simulation: some experience and recommendations[J]. Simulation Practice and Theory, 1998, 6(5): 423-442.
13. SCHRAGEHEIM E, RONEN B. Drum-buffer-rope shop floor control[J]. Production and Inventory Management Journal, 1990(3): 18-22.
14. WEIN L M. Scheduling semiconductor wafer fabrication[J]. IEEE Transactions on Semiconductor Manufacturing, 1988, 1(3): 115-130.
15. QIAO Fei, XU Xiaohong, FANG Ming, et al. Performance evaluation system for scheduling semiconductor wafer product line[J]. Journal of Tongji University, 2006, 34(11): 537-542(in Chinese).