Low-power tinyos tuned processor platform for Wireless Sensor Network motes

ACM Transactions on Design Automation of Electronic Systems

Volumn 15, Issue 3, 2010, Pages

  Raval, R K ^a   Fernandez, C H ^a   Bleakley, C J ^a  

^a UNIVERSITY COLLEGE DUBLIN   (Ireland)

Author keywords

Embedded system design; Hardware software codesign; Low power processor; Wireless Sensor Network

Indexed keywords

APPLICATION-SPECIFIC; BATTERY LIFE; BATTERY POWERED DEVICES; DISTRIBUTED MONITORING; EMBEDDED SYSTEM DESIGN; ENERGY CONSUMPTION; HARDWARE ACCELERATORS; HARDWARE SOFTWARE CODESIGN; INSTRUCTION SET ARCHITECTURE; LOW POWER; LOW POWER PROCESSOR; LOW POWER PROCESSORS; MICROPROCESSOR DESIGNS; PLATFORM ARCHITECTURE; PROGRAMMABLE PROCESSORS; RADIO FREQUENCY TRANSCEIVER; REAL-WORLD; SOFTWARE MIGRATION; SYSTEM ON CHIPS; TUNING METHOD; VOLTAGE-SCALING;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DESIGN; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; NANOTECHNOLOGY; SENSOR NETWORKS; TUNING; WIRELESS SENSOR NETWORKS;

COMPUTER ARCHITECTURE;

EID: 77953546678     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1754405.1754408     Document Type: Article

References (33)

1. AKYILDIZ, I. F., SU, W., SANKARASUBRAMANIAM, Y., AND CAYIRCI, E. 2002. A survey on sensor networks. IEEE Comm. Mag. 40, 8, 102-114.
2. ATMEL CORPORATION. 2004. 8-bit AVR microcontroller with 128K bytes in-system programmable flash. http://www.atmel.com/dyn/resources/prod-documents/ 2549S.pdf.
3. EKANAYAKE, V., KELLY, C., AND MANOHAR, R. 2004. An ultra low-power processor for sensor networks. ACM SIGOPS Oper. Syst. Rev. 38, 5, 27-36.
4. FERNANDEZ, C. H., RAVAL, R. K., AND BLEAKLEY, C. J. 2007. GALS SOC interconnect bus for wireless sensor network processor platforms. In Proceedings of the 17th Great Lakes Symposium on VLSI (GLSVLSI). 132-137.
5. FINCHELSTEIN, D. F. 2005. Low-Power digital processor for wireless sensor networks. Master's thesis, Massachusetts Institute of Technology.
6. GAY, D., LEVIS, P., AND CULLER, D. 2007. Software design patterns for TinyOS. ACM Trans. Embed. Comput. Syst. 6, 4, 22.
7. HANSON, S., ZHAI, B., SEOK, M., CLINE, B., ZHOU, K., SINGHAL, M., MINUTH, M., OLSON, J., NAZHANDALI, L., AUSTIN, T., SYLVESTER, D., AND BLAAUW, D. 2008. Exploring variability and performance in a sub-200-mV processor. IEEE J. Solid-State Circ. 43, 4, 881-891.
8. HEMPSTEAD, M., WELSH, M., AND BROOKS, D. 2004. Tinybench: The case for a standardized benchmark suite for TinyOS based wireless sensor network devices. In Proceedings of the 29th IEEE International Conference on Local Computer Networks (LCN). 585-586.
9. HEMPSTEAD, M., TRIPATHI, N., MAURO, P., WEI., G. Y., AND BROOKS, D. 2005. An ultra low power system architecture for sensor network applications. In Proceedings of the 32nd International Symposium on Computer Architecture. 208-219.
10. HEMPSTEAD, M., WEI, G.Y., AND BROOKS, D. 2006. Architecture and circuit techniques for low-throughput, energy-constrained systems across technology generations. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES). 368-378.
11. HEMPSTEAD, M., LYONS, M. J., BROOKS, D., AND WEI, G.Y. 2008. Survey of hardware systems for wireless sensor networks. J. Low Power Electron. 4, 1, 11-20.
12. HEMPSTEAD, M., WEI, G.Y., AND BROOKS, D. 2009. An accelerator-based wireless sensor network processor in 130 nm CMOS. In Proceedings of the International Conference on Compilers. 215-222.
13. HILL, J. 2003. System architecture for wireless sensor networks. PhD thesis, Department of Computer Science, University of California, Berkeley.
14. HILL, J., HORTON, M., KING, R., AND KRISHNAMURTHY. 2003. The platforms enabling wireless sensor networks. Comm. ACM 47, 6, 41-46.
15. HILL, J., SZEWCZYK, R., WOO, A., HOLLAR, S., CULLER, D., AND PISTER, K. 2000. System architecture directions for networked sensors. In Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IX). 93-104.
16. HU, Z., BUYUKTOSUNOGLU, A., SRINIVASAN, V., ZYUBAN, V., JACOBSON, H., AND BOSE, P. 2004. Microarchitectural techniques for power gating of execution units. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED). 32-37.
17. LANDSIEDEL, O., WEHRLE, K., AND GOTZ, S. 2005. Accurate prediction of power consumption in sensor networks. In Proceedings of the 2 nd IEEE Workshop on Embedded Networked Sensors (EmNetS). 37-44.
18. LEOPOLD, M. 2004. Power estimation using the hogthrob prototype platform. Master's thesis, University of Copenhagen, Denmark.
19. LEVIS, P., MADDEN, S., POLASTRE, J., SZEWCZYK R., WHITEHOUSE, K., WOO, A., GAY, D., HILL, J., WELSH, M., BREWER, E., AND CULLER, D. 2005. Tinyos: An operating system for wireless sensor networks. In Ambient Intelligence, W. Weber, J. Rabaey, and J. E. Aarts, Eds. Springer, Berlin.
20. LORENTZEN, A. V. 2004. Low-power processors for the hogthrob project. Master's thesis, Technical University of Denmark, Denmark.
21. LYNCH, C. AND O'REILLY, F. 2005. Processor choice for wireless sensor networks. In Proceedings of the Workshop on Real-World Wireless Sensor Networks (REALWSN'05).1-5.
22. MUTTERSBACH, J., VILLIGER, T., AND FICHTNER, W. 2000. Practical design of globally asynchronous locally-synchronous systems. In Proceedings of the 6th International Symposium On Advanced Research in Asynchronous Circuits and Systems (ASYNC). 52-59.
23. MYSORE, S., AGRAWAL, B., CHONG, F. T., AND SHERWOOD, T. 2008. Exploring the processor and ISA design for wireless sensor network applications. In Proceedings of the 21 st International Conference on VLSI Design. 59-64.
24. NAZHANDALI, L., MINUTH, M., AND AUSTIN, T. 2005a. Sensebench: Toward an accurate evaluation of sensor network processors. In Proceedings of the IEEE International Workload Characterization Symposium (ISWC). 197-203.
25. NAZHANDALI, L., MINUTH, M., ZHAI, B., OLSON, J., AUSTIN, T., AND BLAAUW, D. 2005b. A second-generation sensor network processor with application-driven memory optimizations and out-of-order execution. In Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES). 249-256.
26. NECCHI, L., LAVAGNO, L., PANDINI, D., AND VANZAGO, L. 2006. An ultra-low energy asynchronous processor for wireless sensor networks. In Proceedings of the 12th IEEE Symposium on Asynchronous Circuits and Systems. 80-85.
27. O'FLYNN, B., BELLIS, S., DELANEY, K., BARTON, J., O'MATHUNA, S. C., BARROSO, A. M., BENSON, J., ROEDIG, U., AND SREENAN, C. 2005. The development of a novel minaturized modular platform for wireless sensor networks. In Proceedings of the 4th International Symposium on Information Processing in Sensor Networks (IPSN). 370-375. (Pubitemid 43841256)
28. POLASTRE, J., SZEWCZYK, R., AND CULLER, D. 2005. Telos: Enabling ultra-low power wireless research. In Proceedings of the 4th International Symposium on Information Processing in Sensor Networks. Article 48.
29. SHNAYDER, V., HEMPSTEAD, M., CHEN, B., ALLEN, G. W., AND WELSH, M. 2004. Simulating the power consumption of large-scale sensor network applications. In Proceedings of the 2nd International Conference on Embedded Networked Sensor Systems (SenSys).188-200.
30. TEXAS INSTRUMENTS INC. 2004. Datasheet MSP430 mixed signal microcontrollers.
31. TINYOS. 2009. Open source distribution and community. http://www.tinyos.net.
32. TITZER, B. L., LEE, D. K., AND PALSBERG, J. 2005. Avrora: Scalable sensor network simulation with precise timing. In Proceedings of the 4th International Symposium on Information Processing in Sensor Networks. Article 67.
33. WARNEKE, B. A. AND PISTER, K. S. J. 2004. An ultra-low energy microcontroller for smart dust wireless sensor networks. In Digest of Technical Papers IEEE International Solid-State Circuits Conference (ISSCC) 1, 31.