FlashPower: A detailed power model for NAND flash memory

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 502-507

  Mohan, Vidyabhushan ^a   Gurumurthi, Sudhanva ^a   Stan, Mircea R ^a  

^a University of Virginia   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HARD DISK STORAGE; MEMORY ARCHITECTURE; NAND CIRCUITS; VIRTUAL STORAGE;

ARCHITECTURE COMMUNITY; CONSUMER ELECTRONICS PRODUCTS; MEMORY HIERARCHY; MEMORY ORGANIZATIONS; NAND FLASH MEMORY; POWER CHARACTERISTIC; PRIMARY STORAGES; SINGLE LEVEL CELLS;

FLASH MEMORY;

EID: 77953086897     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2010.5457154     Document Type: Conference Paper

References (17)

1. A.M. Caulfield and et al. Gordon: Using flash memory to build fast, power-efficient clusters for data-intensive applications. In ASPLOS, 2009.
2. J.E. Brewer and M. Gill, editors. Nonvolatile Memory Technologies with Emphasis on Flash. IEEE Press, 2008.
3. C. Dirik and B. Jacob. The Performance of PC Solid-State Disks (SSDs) as a Function of Bandwidth, Concurrency, Device Architecture, and System Organization. In ISCA, 2009.
4. E. Gal and S. Toledo. Algorithms and Data Structures for Flash Memories. ACM Computing Surveys, 2005.
5. L. Grupp and et al. Characterizing flash memory: Anomalies, observations, and applications. In MICRO, 2009.
6. K. Ishida and et al. A 1.8V 30nJ adaptive program-voltage (20V) generator for 3D-integrated NAND flash SSD. In ISSCC, 2009.
7. Process Integration and Device Structures, ITRS 2007 Edition.
8. T. Kgil, D. Roberts, and T. Mudge. Improving NAND Flash Based Disk Caches. In ISCA, 2008.
9. J. Lee and et al. A 90-nm CMOS 1.8V 2-Gb NAND flash memory for mass storage applications. ISSCC, 2003.
10. 2. IEEE Transactions on Electron Devices, 1968.
11. Koji Sakui. Intel Corporation/Tohoku University, May 2009. Private Correspondence.
12. Samsung corporation. K9XXG08XXM flash memory specification.
13. M.R. Stan and W.P. Burleson. Bus-Invert Coding for Low-Power I/O. IEEE Transactions on Very Large Scale Integration Systems, 1995.
14. K.D. Suh and et al. A 3.3V 32Mb NAND flash memory with incremental step pulse programming scheme. IEEE Journal of Solid-State Circuits, 1995.
15. T. Tanaka and et al. A quick intelligent page-programming architecture and a shielded bitline sensing method for 3V-only nand flash memory. IEEE Journal of Solid-State Circuits, 1994.
16. David Tawei Wang. Modern DRAM Memory Systems: Performance analysis and a high performance, power-constrained DRAM scheduling algorithm. PhD thesis, University of Maryland, College Park, 2005.
17. S.J.E. Wilton and N.P. Jouppi. Cacti: an enhanced cache access and cycle time model. Solid-State Circuits, IEEE Journal of, 1996.