Code coverage and input variability: Effects on architecture and compiler research

Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES '02

Volumn , Issue , 2002, Pages 79-87

  Hunter, Hillery C ^a   Hwu, Wen Meihwu W ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

Architecture; Benchmarks; Code coverage; Compiler; DSP; Telecommunications

Indexed keywords

BENCHMARKS; C PROGRAMS; CODE COVERAGE; CODE SIZE; COMPILER DEVELOPMENT; COMPILER RESEARCH; EMBEDDED PROCESSORS; PROCESSOR DESIGN; PRODUCT COMPLIANCE; REAL SYSTEMS; TARGET SYSTEMS; TELECOMMUNICATIONS APPLICATIONS; USAGE PATTERNS;

BENCHMARKING; DIGITAL SIGNAL PROCESSORS; EMBEDDED SYSTEMS; NANOTECHNOLOGY; REGULATORY COMPLIANCE; SPACE RESEARCH; SYNTHESIS (CHEMICAL); TELECOMMUNICATION;

PROGRAM COMPILERS;

EID: 77952985184     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/581630.581643     Document Type: Conference Paper

References (21)

1. Standard Performance Evaluation Corporation (SPEC). www.spec.org.
2. Embedded Microprocessor Benchmark Consortium (EEMBC). www.eembc.org.
3. Berkeley Design Technology, Inc., "Evaluating DSP processor performance." White paper, 2000.
4. M. Saghir, P. Chow, and C. Lee, "Application-driven design of DSP architectures and compilers," in Proceedings of the International Conference on Acoustics, Speech, and Signal Processing 1994 (ICASSP '94), pp. 437-440, Apr. 1994.
5. C. Lee, M. Potkonjak, and W. Mangione-Smith, "MediaBench: A tool for evaluating and synthesizing multimedia and communications systems," in Proceedings of the 30th Annual International Symposium on Microarchitecture (MICRO-30), pp. 330-335, Dec. 1997.
6. N. Slingerland and A. Smith, "Design and characterization of the Berkeley Multimedia Workload," Tech. Rep. CSD-00-1122, University of California at Berkeley, 2000.
7. M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown, "MiBench: A free, commercially representative embedded benchmark suite," in Proceedings of the 4th Workshop on Workload Characterization, pp. 1-12, Dec. 2001.
8. International Telecommunication Union (ITU). www.itu.int.
9. European Telecommunications Standards Institute (ETSI). www.etsi.org.
10. J. Fritts, W. Wolf, and B. Liu, "Understanding multimedia application characteristics for designing programmable media processors," in Proceedings of the SPIE Photonics West Media Processors Conference, pp. 2-13, 1999.
11. S. Debray, W. Evans, R. Muth, and B. De Sutter, "Compiler techniques for code compaction," ACM Transactions on Programming Languages and Systems, vol. 22, no. 2, pp. 378-415, 2000.
12. C. Hughes, P. Kaul, S. Adve, R. Jain, C. Park, and J. Srinivasan, "Variability in the execution of multimedia applications and implications for architecture," in Proceedings of the 28th Annual International Symposium on Computer Architecture, pp. 254-265, 2001.
13. E. Witchel, S. Larsen, C. Ananian, and K. Asanovic, "Direct addressed caches for reduced power consumption," in Proceedings of the 34th Annual International Symposium on Microarchitecture (MICRO-34), pp. 124-133, Dec. 2001.
14. O. Unsal, I. Koren, C. Krishna, and C. Moritz, "The Minimax Cache: an energy-efficient framework for media processors," in Proc. of the 8th IEEE Symposium on High-Performance Computer Architecture (HPCA-8), pp. 131-140, Feb. 2002.
15. ETSI TC-SMG, "GSM full rate speech transcoding (GSM 06.10)," Tech. Rep. Version 3.2.0, Release 92, Phase 1, European Telecommunications Standards Institute, Feb. 1992.
16. ETSI TC-SMG, "Digital cellular communications system; Enhanced Full Rate (EFR) speech transcoding (GSM 06.60)," Tech. Rep. ETS 300 726, European Telecommunications Standards Institute, Mar. 1997.
17. W. Hwu, et. al., "Compiler technology for future microprocessors," Proceedings of the IEEE, vol. 83, pp. 1625-1995, Dec. 1995.
18. W. W. Hwu, et. al., "The superblock: An effective technique for VLIW and superscalar compilation," The Journal of Supercomputing, vol. 7, pp. 229-248, Jan. 1993.
19. S. A. Mahlke, D. C. Lin, W. Y. Chen, R. E. Hank, R. A. Bringmann, and W. W. Hwu, "Effective compiler support for predicated execution using the hyperblock," in Proceedings of the 25th Annual International Symposium on Microarchitecture (MICRO-25), pp. 45-54, Dec. 1992.
20. J. Sias, H. Hunter, and W. Hwu, "Enhancing loop buffering of media and telecommunications applications using low-overhead predication," in Proceedings of the 34th Annual International Symposium on Microarchitecture (MICRO-34), pp. 262-273, Dec. 2001.
21. B. Rau, "Iterative modulo scheduling: An algorithm for software pipelining loops," in Proceedings of the 27th Annual International Symposium on Microarchitecture (MICRO-27), pp. 63-74, Dec. 1994.