Signal-dependent variable-resolution clockless A/D conversion with application to continuous-time digital signal processing

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 57, Issue 5, 2010, Pages 982-991

  Kurchuk, Mariya ^a   Tsividis, Yannis ^a  

^a Howard Hughes Medical Institute   (United States)

Author keywords

Analog to digital converter (ADC); Continuous time digital signal processing (CT DSP); Level crossing sampling; Quantization

Indexed keywords

DIGITAL SIGNAL PROCESSING; DIGITAL TO ANALOG CONVERSION; QUANTIZATION (SIGNAL);

ADJUSTABLE RESOLUTION; ANALOG TO DIGITAL CONVERTERS; CONTINUOUS-TIME DIGITAL SIGNAL PROCESSING; DIGITAL SIGNAL PROCESSING SYSTEMS; EXTENSIVE SIMULATIONS; LEVEL-CROSSING SAMPLING; PERFORMANCE DEGRADATION; QUANTIZATION;

CONTINUOUS TIME SYSTEMS;

EID: 77952957533     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2010.2043987     Document Type: Article

References (25)

1. F. Maravasti, Nonuniform Sampling Theory and Practice. New York: Kluwer, 2001.
2. J. W. Mark and T. D. Todd, "A nonuniform sampling approach to data compression," IEEE Trans. Commun., vol. COM-29, no. 1, pp. 24-32, Jan. 1981.
3. J. Foster and T.-K. Wan, "Speech coding using time code modulation," in Proc. IEEE Southeast Conf., Apr. 1991, vol. 2, pp. 861-863.
4. N. Sayiner, H. N. Sorensen, and T. R. Viswanathan, "A level-crossing sampling scheme for A/D conversion," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 43, no. 4, pp. 335-339, Apr. 1996.
5. Y. Tsividis, "Continuous-time digital signal processing," Electron. Lett., vol. 39, no. 21, pp. 1551-1552, Oct. 16, 2003.
6. Y. Tsividis, "Digital signal processing in continuous time," in Proc. IEEE ICASSP, 2004, vol. II, pp. 589-592.
7. H. Inose, T. Aoki, and K. Watanabe, "Asynchronous delta-modulation system," Electron. Lett., vol. 2, no. 3, pp. 95-96, Mar. 1966.
8. E. Allier, G. Sicard, L. Fesquet, and M. Renaudin, "A new class of asynchronous A/D converters based on time quantization," in Proc. 9th IEEE Int. Symp. Asynchronous Circuits Syst., Vancouver, BC, Canada, May 2003, pp. 196-205.
9. Y. Li, K. Shepard, and Y. Tsividis, "A continuous-time programmable digital FIR filter," in Proc. 11th IEEE ISCAS, Vancouver, BC, Canada, Mar. 2005, pp. 138-143.
10. B. Schell and Y. Tsividis, "A continuous-time ADC/DSP/DAC system with no clock and with activity-dependent power dissipation," IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 2472-2481, Nov. 2008.
11. F. Aeschlimann, E. Allier, L. Fesquet, and M. Renaudin, "Asynchronous FIR filters: Towards a new digital processing chain," in Proc. IEEE ASYNC, Apr. 2004, pp. 198-206.
12. Z. Zhao, V. Smolyakov, and A. Prodic, "Continuous-time digital signal processing based controller for high-frequency DC-DC converters," in Proc. IEEE Appl. Power Electron. Conf., Anaheim, CA, Feb. 2007, pp. 882-886.
13. C. Vezyrtzis and Y. Tsividis, "Processing of signals using level-crossing sampling," in Proc. 15th IEEE ISCAS, Taipei, Taiwan, May 2009, pp. 2293-2296.
14. B. Schell, "Continuous-time digital signal processors: Analysis and implementation," Ph. D. dissertation, Columbia Univ., New York, 2008.
15. M. Kurchuk and Y. Tsividis, "Signal-dependent variable-resolution quantization for continuous-time digital signal processing," in Proc. 15th IEEE ISCAS, Taipei, Taiwan, May 2009, pp. 1109-1112.
16. H. Pan and A. Abidi, "Spectral spurs due to quantization in Nyquist ADCs," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 8, pp. 1422-1439, Aug. 2004.
17. M. Trakimas and S. Sonkusale, "A 0.8 V asynchronous ADC for energy constrained sensing applications," in Proc. IEEE Custom Integr. Circuits Conf., 2008, pp. 173-176.
18. S. Haykin, Communication Theory. New York: Wiley, 2001.
19. R. C. Dorf, M. C. Farren, and C. A. Phillips, "Adaptive sampling frequency for sampled-data control systems," IRE Trans. Autom. Control, vol. 7, no. 1, pp. 38-47, Jan. 1962.
20. R. Tomovic and G. Berkey, "Adaptive sampling based on amplitude sensitivity," IEEE Trans. Autom. Control, vol. AC-11, no. 2, pp. 282-284, Apr. 1966.
21. K. Guan, S. Kozat, and C. Singer, "Adaptive reference levels in a level-crossing analog-to-digital converter," EURASIP J. Adv. Signal Process., vol. 2008, p. 513 706-11, Jan. 2008.
22. Y. L. Wong, M. Cohen, and P. Abshire, "A 750-MHz 6-b adaptive floating-gate quantizer in 0.35-μm CMOS," IEEE Trans. Circuits Syst. I Reg. Papers, vol. 56, no. 7, pp. 1301-1312, Jul. 2009.
23. T. Wang, D. Wang, P. Hurst, B. Levy, and S. Lewis, "A level-crossing analog-to-digital converter with triangular dither," IEEE Trans. Circuits Syst. I Reg. Papers, vol. 56, no. 9, pp. 2089-2099, Sep. 2009.
24. B. Schell and Y. Tsividis, "A low power tunable delay element suitable for asynchronous delays of burst information," IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1227-1234, May 2008.
25. G. Kim, "A low-voltage, low-power CMOS delay element," IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 966-971, Jul. 1996.