FPGA acceleration for the frequent item problem

Proceedings - International Conference on Data Engineering

Volumn , Issue , 2010, Pages 669-680

  Teubner, Jens ^a   Mueller, Rene ^a   Alonso, Gustavo ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

CONTENT ADDRESSABLE MEMORY; DESIGN ALTERNATIVES; DESIGN TRADEOFF; FREQUENT ITEMS; HIGH THROUGHPUT; LOOKUPS; ONE-TO-ONE MAPPINGS; PERFORMANCE CHARACTERISTICS; RESOURCE CONSUMPTION; SAVING ALGORITHM; SOFTWARE APPROACH; TASK PARALLELISM; ZIPF DISTRIBUTION;

DIGITAL INTEGRATED CIRCUITS; PROGRAM PROCESSORS;

DESIGN;

EID: 77952779381     PISSN: 10844627     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICDE.2010.5447856     Document Type: Conference Paper

References (16)

1. A. Metwally, D. Agrawal, and A. E. Abbadi, "An Integrated Efficient Solution for Computing Frequent and Top-k Elements in Data Streams," ACM Transactions on Database Systems (TODS), vol. 31, no. 3, pp. 1095-1133, Sept. 2006.
2. D. Greaves and S. Singh, "Kiwi: Synthesis of FPGA Circuits from Parallel Programs," in IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 2008.
3. Kickfire, http://www.kickfire.com/.
4. Netezza Corp., http://www.netezza.com/.
5. G. Cormode and M. Hadjieleftheriou, "Finding Frequent Items in Data Streams," Proceedings of the VLDB Endowment, vol. 1, no. 2, pp. 1530-1541, 2008.
6. R. Agrawal and R. Srikant, "Fast Algorithms for Mining Association Rules in Large Databases," in Proc. of the 20th Int'l Conference on Very Large Data Bases (VLDB), Sept. 1994, pp. 487-499.
7. Virtex-5 FPGA User Guide, Xilinx Inc., May 2009.
8. R. Mueller, J. Teubner, and G. Alonso, "Streams on Wires - A Query compiler for FPGAs," Proc. of the VLDB Endowment (PVLDB), vol. 2, no. 1, Aug. 2009.
9. N. Bandi, A. Metwally, D. Agrawal, and A. E. Abbadi, "Fast Data Stream Algorithms Using Associative Memories," in Proc. of the 2007 ACM SIGMOD Int'l Conference on Management of Data, Beijing, China, June 2007, pp. 247-256.
10. An Overview of Multiple CAM Designs in Virtex Family Devices. Application Note 201, Xilinx Inc., Sept. 1999.
11. R. Mueller, J. Teubner, and G. Alonso, "Data Processing on FPGAs," Proc. of the VLDB Endowment (PVLDB), vol. 2, no. 1, Aug. 2009.
12. S. Das, S. Antony, D. Agrawal, and A. E. Abbadi, "Thread Cooperation in Multicore Architectures for Frequency Counting over Multiple Data Streams," Proc. of the VLDB Endowment (PVLDB), vol. 2, no. 1, Aug. 2009.
13. H. T. Kung and C. E. Leiserson, "Systolic Arrays (for VLSI)," in Sparse Matrix Proceedings, Knoxville, TN, USA, Nov. 1978, pp. 256-282.
14. H. T. Kung and P. L. Lohman, "Systolic (VLSI) Arrays for Relational Database Operations," in Proc. of the 1980 ACM SIGMOD Int'l Conference on Management of Data, Santa Monica, CA, USA, May 1980, pp. 105-116.
15. A. R. Hurson, C. R. Petrie, and J. B. Cheng, "A VLSI Join Module," in Proc. of the 21st Hawaii Int'l Conference on System Sciences, Kailua-Kona, HI, USA, 1988, pp. 41-49.
16. Z. K. Baker and V. K. Prasanna, "Efficient Hardware Data Mining with the Apriori Algorithm on FPGAs," in Proc. 13th Symposium on Field- Programmable Custom Computing Machines (FCCM), Napa, CA, USA, Apr. 2005, pp. 3-12.