Energy and power consumption estimation for embedded applications and operating systems

Journal of Low Power Electronics

Volumn 5, Issue 4, 2009, Pages 416-428

  Dhouib, Saadia ^a,b   Senn, Eric ^a   Diguet, Jean Philippe ^a   Blouin, Dominique ^a   Laurent, Johann ^a  

^a UNIVERSITÉ DE BRETAGNE SUD   (France)

^b UNIVERSITY OF SFAX   (Tunisia)

Author keywords

AADL; Consumption analysis toolbox cat; Embedded system; Energy; Estimation; Model; Operating system; Power; Real time; Service

Indexed keywords

COMPUTER OPERATING SYSTEMS; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; ENERGY UTILIZATION; ESTIMATION; MODELS;

AADL; CONSUMPTION ANALYSIS TOOLBOX CAT; ENERGY; OPERATING SYSTEM; POWER; REAL TIME; SERVICE;

COMPUTER AIDED DESIGN;

EID: 77952678698     PISSN: 15461998     EISSN: 15462005     Source Type: Journal    
DOI: 10.1166/jolpe.2009.1041     Document Type: Article

References (46)

1. A. Acquaviva, L. Benini, and B. Ricčo, Energy characterization of embedded real-time operating systems. Proceedings of the Workshop on Compilers and Operating Systems for Low Power (2001).
2. K. Baynes, C. Colins, E. Fiterman, B. Ganesh, P. Kohout, C. Smit, T. Zhang, and B. Jacob, The performance and energy consumption of three embedded real-time operating systems. ACM International Conference on Compilers, Architecture and Synthesis (2001).
3. R. P. Dick, G. Lakshminarayana, A. Raghunathan, and N. K. Jha, Power analysis of embedded operating systems. Proceedings of the 37th Conference on Design Automation (2000), pp. 312-315.
4. The SPICES ITEA Project Website. http://www.spices-itea.org/.
5. P. Feiler, B. Lewis, and S. Vestal. The sae architecture analysis and design language (AADL) a standard for engineering performance critical systems. IEEE International Symposium on Computer-Aided Control Systems Design (2006), pp. 1206-1211.
6. T. Vergnaud, Modélisation des systèmes temps-réel embarqués pour la génération automatique d applications formellement vérifiées. Ph.D. Dissertation, Ecole Nationale Supérieure des Télécommunications de Paris, France (2006).
7. A. Rugina, K. Kanoun, and M. Kaniche, AADL-based dependability modelling. LAAS, Tech. Rep. (2006).
8. J. Hugues, B. Zalila, and L. Pautet, Rapid prototyping of distributed real-time embedded systems using the aadl and ocarina. Proceedings of the 18th IEEE International Workshop on Rapid System Prototyping, IEEE Computer Society Press (2007), pp. 106-112.
9. X. Zhao, Y. Guo, H. Wang, and X. Chen, Fine-grained energy estimation and optimization of embedded operating systems. International Conference on Embedded Software and Systems Symposia (2008), pp. 90-95.
10. Y. Chen, The Analysis and Practice on Open Source Embedded System Software-Based on SkyEye and ARM Developing Platform, Beihang University Press, China (2004).
11. D. Brooks, V. Tiwari, and M. Martonosi, Wattch: A framework for architectural-level power analysis and optimizations. Proc. International Symposium on Computer Architecture ISCA'00 (2000), pp. 83-94.
12. W. Ye, N. Vijaykrishnan, M. Kandemir, and M. Irwin, The design and use of SimplePowen A cycle accurate energy estimation tool. Proc. Design Automation Conf. (2000), pp. 340-345.
13. N. Fournel, A. Fraboulet, and P. Feautrier, eSimu: A fast and accurate energy consumption simulator for real embedded system. IEEE International Symposium on a World of Wireless, Mobile and Multimedia Networks (2007), pp. 1-6.
14. D. Sunwoo, H. Al-Sukhni, J. Holt, and D. Chiou, Early models for system-level power estimation. Eighth International Workshop on Microprocessor Test and Verification (2007), pp. 8-14.
15. K. Baynes, C. Collins, E. Fiterman, G. Brinda, P. Kohout, C. Smit, T. Zhang, and B. Jacob, The performance and energy consumption of embedded real-time operating systems. IEEE Transactions on Computers 52, 1454 (2003).
16. V. Tiwari, S. Malik, and A. Wolfe, Power analysis of embedded software: A first step towards software power minimization. IEEE Trans. VLSI Systems 2, 437 (1994).
17. B. Klass, D. Thomas, H. Schmit, and D. Nagle, Modeling interinstruction energy effects in a digital signal processor. Proc. of the Power Driven Microarchitecture Workshop in ISCA'98 (1998).
18. T. Li and L. K. John, Run-time modeling and estimation of operating system power consumption. ACM SIGMETRICS'03, San Diego, USA (2003).
19. N. Julien, S. Gailhard, and E. Martin, Low power synthesis methodology with data format optimization applied on a DWT. Journal of VLSI Signal Processing 35, 195 (2003).
20. E. Senn, N. Julien, J. Laurent, and E. Martin, Power consumption estimation of a C program for data-intensive applications. The 12th IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation (2002).
21. A. Vahdat, A. Lebeck, and C. Ellis, Every joule is precious: A case for revisiting operating system design for energy efficiency. Ninth ACM SICOPS European Workshop (2000).
22. T. K. Tan, A. Raghunathan, and N. K. Jha, Energy macromodelling of embedded operating systems. ACM Transactions on Embedded Computing Systems 4, 231 (2005).
23. J. Laurent, N. Julien, E. Senn, and E. Martin, Functional level power analysis: An efficient approach for modeling the power consumption of complex processors. Proc. Design Automation and Test in Europe DATE (2004).
24. E. Senn, J. Laurent, E. Juin, and J.-P. Diguet, Refining power consumption estimations in the component based AADL design flow. ECSI Forum on Specification and Design Languages (2008), pp. 1206-1211.
25. Agilent, N6705A DC Power Analyzer Service Guide. http://home.agilent.com (2007).
26. S. Dhouib, J.-P. Diguet, E. Senn, and J. Laurent, Energy models of real time operating systems on FPGA. Euromicro International Workshop on Operating Systems Platforms for Embedded Real-Time Applications (2008).
27. The Open Source AADL Tool Environment (OSATE). http://aadl.sei.cmu.edu/ aadlinfosite/OpenSourceAADLToolEnvironment.html.
28. E. Senn, J. Laurent, and J.-P. Diguet, Multi-level power consumption modelling in the AADL design flow for DSP, GPP, and FPGA. International Workshop on Model Based Architecting and Construction of Embedded Systems (2008).
29. S. Dhouib, E. Senn, J.-P. Diguet, J. Laurent, and D. Blouin, Model driven high-level power estimation of embedded operating systems communication services. The 6th International Conference on Embedded Software and Systems (2009).
30. E. Senn, J. Laurent, N. Julien, and E. Martin, Softexplorer. Estimation, characterization, and optimization of the power and energy consumption at the algorithmic level. Fourteenth International Workshop on Power and Timing Modeling, PATMOS, September, Santorini, Greece (2004).
31. N. Nevercote and J. Seward, Valgrind: A framework for heavy-weight dynamic binary translation. Programming Language Design and Implementation (PLDI'07), San Diego, CA, June (2007), pp. 89-100.
32. PATHCRAWLER Home. http://www-list.cea.fr/labos/fr/LSL/test/pathcrawler/ index.html.
33. N. Julien, J. Laurent, E. Senn, E. Martin, Power consumption modeling of the TI C6201 and characterization of its architectural complexity. IEEE Micro, Special Issue on Power- and Complexity-Aware Design 23, 40 (2003).
34. E. Senn, J. Laurent, N. Julien, and E. Martin, SoftExplorer. Estimating and Optimizing the Power and Energy Consumption of a C Program for DSP Applications. The EURASIP Journal on Applied Signal Processing, Special Issue on DSP-Enabled Radio 2005, 2641 (2005).
35. P. Farail, P. Gaufillet, A. Canals, C. Le Camus, D. Sciamma, P. Michel, X. Cregut, and M. Pantel, The TOPCASED project: A toolkit in open source for critical aeronautic systems design. ERTS Toulouse, France, January (2006).
36. M. Y. Chkouri, A. Robert, M. Bozga, and J. Sifakis, Translating AADL into BIP-application to the verification of real-time systems. In Models Workshops (2008), pp. 5-19.
37. B. Berthomieu and F. Vernadat, Time petri nets analysis with TINA, tool paper. Proceedings of 3rd Int. Conf. on The Quantitative Evaluation of Systems (QEST 2006), IEEE Computer Society (2006).
38. N. Williams, B. Marre, and P. Mouy, Interleaving static and dynamic analyses to generate path tests for C functions. 3rd Workshop on System Testing and Validation (SV'04), Paris, France (2004).
39. ADeS, A simulator for AADL architectures, http://www.axlog.fr/aadl/ades- en.html.
40. MAST, Modeling and Anlysis Suite for Real-Time Applications, http://mast.unican.es/.
41. F. Singhoff, J. Legrand, L. Nana, and L. Mareé, Cheddar: A flexible real time scheduling framework. ACM SIGAda Ada Letters, ACM Press, New York, USA (2004), Vol. 24, pp. 1-8.
42. H. Posadas, J. Angel Adámez, P. P. Sánchez, E. Villar, and F. Blasco, POSIX modeling in System C. IEEE proc. Of the 11th Asia and South Pacific Design Automation Conference (2006).
43. E. de las Heras and E. Villar, Specification for systemc-AADL interoperability. Workshop on Intelligent Solutions in Embedded Systems (WISES07), Spain, June (2007).
44. A. Agarwal, S. Rajput, and A. S. Pandya, Power management system for embedded RTOS: An object oriented approach. Canadian Conference on Electrical and Computer Engineering, May (2006).
45. Lab-sticc/CAT sourceforge, http://sourceforge.net/projects/lab-sticc/.
46. Open-PEOPLE: Open Power and Energy Optimization Platform and Estimator, http://www.open-people.fr/.