A low-power content-addressable memory (CAM) using pipelined search scheme

ICWET 2010 - International Conference and Workshop on Emerging Trends in Technology 2010, Conference Proceedings

Volumn , Issue , 2010, Pages 853-858

  Mandal, I ^a  

^a SRSIT   (India)

Author keywords

Content addressable memory (CAM); Low power VLSI; Pipeline

Indexed keywords

CONTENT ADDRESSABLE MEMORY; DESIGN CHALLENGES; HIERARCHICAL SEARCH; HIGH-SPEED; IN-NETWORK; LOOK UP TABLE; LOW POWER; LOW POWER VLSI; MEMORY DENSITY; MEMORY PATTERNS; OTHER APPLICATIONS; PACKET CLASSIFICATION; PACKET FORWARDING; POWER CONSUMPTION; POWER REDUCTIONS; SEARCH OPERATIONS; SEARCH SCHEME; SINGLE-CLOCK-CYCLE;

CAMS; ROUTERS; TABLE LOOKUP;

ASSOCIATIVE STORAGE;

EID: 77952363897     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1741906.1742103     Document Type: Conference Paper

References (9)

1. A. S. Tanenbaum, "Computer Networks," Prentice Hall, Upper Saddle River, NJ, 2003.
2. J. M. Rabaey, A. Chandrakasan, and B. Nikoliæ, Digital Integrated Circuits: A Design Perspective, 2nd ed. Englewood Cliffs, NJ, Prentice-Hall, 2003.
3. K. Pagiamtzis and A. Sheikholeslami, "Pipelined match-lines and hierarchical search-lines for low-power content-addressable memories," Proc. IEEE Custom Integrated Circuits Conf., 2003, pp. 383-386.
4. R. Sangireddy, and A. K. Somani, "High-speed IP routing with binary decision diagrams based hardware address lookup engine," IEEE Journal on Selected Areas in Communications, vol.21, no.4, pp. 513-521, May 2003.
5. K. Etzel, "Answering IPv6 lookup challenges," Technical Article, Cypress Semiconductor Corporation, Oct. 27, 2004, [Online], Available: http://www.cypress.com.
6. A. J. McAuley, and P. Francis, "Fast routing table lookup using CAMs," Proceedings INFOCOM'93, San Francisco, CA, vol.3, pp. 1382-1391, 1993.
7. T.-B. Pei and C. Zukowski, "Putting routing tables in silicon," IEEE Network Mag., vol.6, pp. 42-50, Jan. 1992.
8. L. Chisvin and R. J. Duckworth, "Content-addressable and associative memory: Alternatives to the ubiquitous RAM," IEEE Computer, vol.22, pp. 51-64, July 1989.
9. H. Miyatake, M. Tanaka, and Y. Mori, "A design for highspeed lowpower CMOS fully parallel content-addressable memory macros," IEEE J. Solid-State Circuits, vol.36, pp. 956-968, June 2001. .