메뉴 건너뛰기




Volumn , Issue , 2009, Pages

A stacked SONOS technology, up to 4 levels and 6nm crystalline nanowires, with gate-all-around or independent gates (φ-Flash), suitable for full 3D integration

Author keywords

[No Author keywords available]

Indexed keywords

3-D INTEGRATION; 4-LEVEL; CRYSTALLINE NANOWIRES; DOUBLE GATE; EXPERIMENTAL STUDIES; GATE-ALL-AROUND; MEMORY ARCHITECTURE; MEMORY ARRAY; MULTI-BITS; PROGRAMMING WINDOW; SONOS MEMORY;

EID: 77952359666     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2009.5424260     Document Type: Conference Paper
Times cited : (28)

References (19)
  • 8
  • 18
    • 63149177119 scopus 로고    scopus 로고
    • J.M. Hartmann et al., ECS Trans., 16 (10) 341 (2008)
    • (2008) ECS Trans. , vol.16 , Issue.10 , pp. 341
    • Hartmann, J.M.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.