|
Volumn 53, Issue , 2010, Pages 394-395
|
A 2.1Mpixel 120frame/s CMOS image sensor with column-parallel ΔΣ ADC architecture
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CLOCK SIGNAL;
CMOS IMAGE SENSOR;
CONSUMER MARKET;
DECIMATION FILTER;
DELTA-SIGMA;
HIGH NOISE LEVELS;
HIGH POWER CONSUMPTION;
HIGH RESOLUTION;
HIGH SPEED IMAGING;
HIGH-DENSITY;
HIGH-SPEED;
LOW NOISE;
LOW-POWER CONSUMPTION;
LOW-POWER OPERATION;
PARALLEL ADCS;
PIXEL PITCH;
SUCCESSIVE APPROXIMATION REGISTER;
SYSTEM INTEGRATION;
ANALOG TO DIGITAL CONVERSION;
CMOS INTEGRATED CIRCUITS;
CONSUMER ELECTRONICS;
DIGITAL CAMERAS;
DIGITAL IMAGE STORAGE;
IMAGE SENSORS;
PARALLEL ARCHITECTURES;
SPEED;
PIXELS;
|
EID: 77952114328
PISSN: 01936530
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ISSCC.2010.5433974 Document Type: Conference Paper |
Times cited : (50)
|
References (7)
|