Toward correctness in the specification and handling of non-functional attributes of high-integrity real-time embedded systems

IEEE Transactions on Industrial Informatics

Volumn 6, Issue 2, 2010, Pages 181-194

  Cancila, Daniela ^a   Passerone, Roberto ^b   Vardanega, Tullio ^c   Panunzio, Marco ^c  

^a DIF   (France)

^b UNIVERSITY OF TRENTO   (Italy)

^c UNIVERSITY OF PADOVA   (Italy)

Author keywords

Formal methods; High integrity real time embedded systems; Model based engineering; Non functional attributes; Ravenscar computational model (RCM); Static analysis

Indexed keywords

AEROSPACE APPLICATIONS; COMPUTATION THEORY; FORMAL METHODS; FORMAL SPECIFICATION; GRAPH THEORY; REAL TIME SYSTEMS; SPECIFICATIONS; STATIC ANALYSIS;

COMPUTATIONAL MODEL; EUROPEAN SPACE INDUSTRY; HIGH LEVEL OF ABSTRACTION; IMPLEMENTATION STRUCTURE; MODEL-BASED ENGINEERING; MODEL-DRIVEN ENGINEERING METHODOLOGY; NON-FUNCTIONAL; REAL-TIME EMBEDDED SYSTEMS;

EMBEDDED SYSTEMS;

EID: 77952103600     PISSN: 15513203     EISSN: None     Source Type: Journal    
DOI: 10.1109/TII.2010.2043741     Document Type: Article

References (54)

1. S. Edwards, L. Lavagno, E. A. Lee, and A. Sangiovanni-Vincentelli, "Design of embedded systems: Formal models, validation, and synthesis," Proc. IEEE, vol.85, no.3, pp. 366-390, Mar. 1997.
2. A. Pinto, A. Bonivento, A. L. Sangiovanni-Vincentelli, R. Passerone, and M. Sgroi, "System level design paradigms: Platform-based design and communication synthesis," ACM Trans. Design Autom. Electron. Syst., vol.11, no.3, pp. 537-563, Jul. 2006.
3. F. Doucet, S. Shukla, M. Otsuka, and R. Gupta, "BALBOA: A component-based design environment for system models," IEEE Trans. Comput.-Aided Design of Integr. Circuits and Syst., vol.22, no.12, pp. 1597-1612, Dec. 2003.
4. K. Keutzer, S.Malik, A. R. Newton, J. M. Rabaey, and A. Sangiovanni-Vincentelli, "System-level design: Orthogonalization of concerns and platform-based design," IEEE Trans. Comput.-Aided Design of Integr. Circuits and Syst., vol.19, no.12, pp. 1523-1543, Dec. 2000.
5. A. Burns, B. Dobbing, and T. Vardanega, Guide to the use of the Ada Ravenscar Profile in high integrity systems, University of York, York, U.K., Tech. Rep. YCS-2003-2348, 2003. [Online]. Available: http://www.cs.york.ac.uk/ ftpdr/reports/YCS-2003-348.pdf
6. M. Glinz, "On non-functional requirements," in Proc. 15th IEEE Int. Conf. Requirements Eng., Oct. 21-26, 2007.
7. B. Selic, "From model-driven development to model-driven engineering," Keynote Talk at ECRTS'07. [Online]. Available: http://feanor.sssup.it/ecrts07/keynotes/k1-selic.pdf
8. D. Schmidt, "Model-driven engineering," IEEE Computer, pp. 25-31, Feb. 2006.
9. L. de Alfaro and T. A. Henzinger, "Interface automata," in Proc. 9th Annu. Symp. Foundations of Softw. Eng., 2001, pp. 109-120, ACM Press.
10. A. Benveniste, B. Caillaud, and R. Passerone, "A generic model of contracts for embedded systems," Institut National de Recherche en Informatique et en Automatique, Rapport de Recherche 6214, Jun. 2007.
11. L. Benvenuti, A. Ferrari, L. Mangeruca, E. Mazzi, R. Passerone, and C. Sofronis, "A contract-based formalism for the specification of heterogeneous systems," in Proc. Forum on Specification & Design Languages (FDL'08), Stuttgart, Germany, Sep. 23-25, 2008.
12. D. Cancila and R. Passerone, "Functional and structural properties in the model-driven engineering approach," in Proc. 13th IEEE Int. Conf. Emerging Technol. Factory Autom. (ETFA08), Hamburg, Germany, Sep. 15-8, 2008.
13. T.Vardanega, "Aproperty-preserving reuse-geared approach to modeldriven development," in Proc. 12th IEEE Int. Conf. Embedded and Real-Time Comput. Syst. Appl., Aug. 2006, pp. 223-230.
14. T. Vardanega, J. Zamorano, and J. de la Puente, "On the dynamic semantics and the timing behaviour of Ravenscar kernels," in In Real-Time Systems. New York: Springer, 2005, vol.29, pp. 58-89.
15. M. Gonzáles Harbour, J. J. Gutiérrez, J. C. Palencia, and J. M. Drake, "MAST: Modeling and analysis suite for real-time applications," in Proc. Euromicro Conf. Real-Time Syst., Delft, The Netherlands, Jun. 2001. [Online]. Available: http://mast.unican.es
16. R. Chapman, "Correctness by construction: A manifesto for high integrity software," in Proc. 10th Australian Workshop on Safety Critical Syst. Softw., , 2006, Australian Computer Society, Inc..
17. A. Hall, "Realizing the benefits of formal methods," J. Universal Comput. Sci., vol.13, no.5, pp. 669-678, 2007.
18. J. Sifakis, "Embedded systems-Challenges and work directions," in Principles of Distributed Systems LNCS, 2005, vol.3544.
19. OMG. [Online]. Available: http://www.omg.org/
20. D. Cancila, R. Passerone, and T. Vardanega, "Composability for highintegrity real-time embedded systems," in Proc. 1st Workshop on Compositional Theory and Technology for Real-Time Embedded Systems (CRTS 08), Barcelona, Spain, Nov. 30, 2008.
21. A. Sangiovanni-Vincentelli and R. Passerone, "Contract based formalisms for heterogeneous and hybrid systems." 2007. [Online]. Available: http://www.artist-embedded.org/docs/Events/2007/Components/Slides/ RobertoPasserone.pdf
22. R. Bruni, A. Lluch Lafuente, U. Montanari, and E. Tuosto, "Style based reconfigurations of software architectures," Università di Pisa, Pisa, Italy, Tech. Rep. TR-07-17, 2007.
23. F. Arbab, "Reo: A channel-based coordination model for component composition," Mathematical. Structures in Comp. Sci., vol.14, no.3, pp. 329-366, 2004.
24. A. Easwaran, I. Shin, O. Sokolsky, and I. Lee, "Incremental schedulability analysis of hierarchical real-time components," in Proc. EMSOFT 2006, 2006, pp. 272-281.
25. A. Easwaran, M. Anand, I. Lee, and O. Sokolsky, "On the complexity of generating optimal interfaces for hierarchical systems," in Proc. 1th Int.Workshop on Compositional Theory and Technology for Real-Time Embedded Systems (CRTS), 2008.
26. M. Panunzio and T. Vardanega, "A metamodel-driven process featuring advanced model-based timing analysis," in Ada-Europe 2007. Berlin, Germany: Springer-Verlag, 2007.
27. J. A. Pulido, S. Urueña, J. Zamorano, T. Vardanega, and J. A. de la Puente, "Hierarchical scheduling with Ada 2005," in Proc. 11th Ada Europe Int. Conf. , Porto, Portugal, Jun. 5-9, 2006, LNCS 4006, pp. 1-12, ISBN: 978-3-540-34663-0.
28. E. Bini and G. Lipari, "A methodology for designing hierarchical scheduling systems," J. Embedded Comput., vol.1, no.2, pp. 257-269, Apr. 2005, ISSN:1740-4460.
29. S. Bliudze and J. Sifakis, "The algebra of connectors-Structuring interaction in BIP," in Proc. Int. Conf. EMSOFT, 2007, pp. 11-20.
30. K. Lundqvist, J. Srinivasan, and S. Gorelov, "Non-intrusive system level fault-tolerance," Reliable Software Technologies-Ada-Europe, pp. 156-166, 2005.
31. K. Lundqvist and L. Asplund, "A Ravenscar-compliant run-time kernel for safety-critical systems," Real-Time Systems, vol.24, no.1, pp. 29-54, 2003.
32. G. Karsai, J. Sztipanovits, A. Ledeczi, and T. Bapty, "Model-integrated development of embedded software," Proc. IEEE, vol.91, no.1, Jan. 2003.
33. C. Brooks, E. Lee, X. Liu, S. Neuendorffer, Y. Zhao, and H. Z. , Heterogeneous concurrent modeling and design in Java Univ. California, Berkeley, Tech. Rep. UCB/ERL M05/21, Jul. 2005, vol.1, Introduction to Ptolemy II.
34. F. Balarin et al., "Metropolis: An integrated electronic system design environment," Comput. Mag., pp. 45-52, Apr. 2003.
35. H. D. Patel, S. K. Shukla, and R. A. Bergamaschi, "Heterogeneous behavioral hierarchy extensions for system C," IEEE Trans. Comput.-Aided Design of Integr. Circuits and Syst., vol.26, no.4, pp. 765-780, 2007.
36. MeMVATEX French Project, "Méthodologie Pour la Modélisation, Lavalidation et la Tracabilité Des Exigences (MeMVaTEx)." [Online]. Available: http://www.memvatex.org
37. SATURN Project, "SysML bAsed Modeling, Architecture Explo-Ration, Simulation and SyNthesis for Complex Embedded Systems." [Online]. Available: http://www.saturnsysml.eu
38. OMG, "Systems Modeling Language SysML." [Online]. Available: www.sysml.org
39. OMG, "UML Profile for MARTE: Modeling and Analysis of Real-Time Embedded Systems, Beta 2." [Online]. Available: www.omgmarte. org
40. R. Bendraou, P. Desfray, M. Gervais, and A. Muller, "MDA tool components: A proposal for packaging know-how in model driven development," Software and Systems Modeling, vol.7, no.3, pp. 329-343, Jul. 2008.
41. R. Passerone, I. B. Hafaiedh, S. Graf, A. Benveniste, D. Cancila, A. Cuccuru, S. Gérard, F. Terrier,W. Damm, A. Ferrari, L. Mangeruca, B. Josko, T. Peikenkamp, and A. Sangiovanni-Vincentelli, "Metamodels in europe: Languages, tools, and applications," IEEE Design & Test of Computers, vol.26, no.3, pp. 38-53, May/Jun. 2009.
42. A. Burns and A. Wellings, HRT-HOOD A Structural Design Method for Hard Real-Time Ada Systems. York, U.K.: Elsevier, 1995, University of York .
43. ASSERT Project, [Online]. Available: http://www.assert-project.net
44. D. Cancila and T. Vardanega, RCM Interface Grammar University of Padova, Padova, Italy, Tech. Rep., 2009. [Online]. Available: http://www. math.unipd.it/tullio/ASSERT/RcmInterfaceGrammar.pdf
45. ISO SC22/WG9, "Ada Reference Manual. Language and Standard Libraries. Consolidated Standard ISO/IEC 8652:1995(E)With Technical Corrigendum 1 and Amendment 1," 2005, .
46. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard-real-time environment," J. ACM, vol.20, no.1, pp. 46-61, 1973.
47. M. Joseph and P. K. Pandya, "Finding response times in a real-time system," Comput. J., vol.29, no.5, pp. 390-395, 1986.
48. J. B. Goodenough and L. Sha, "The priority ceiling protocol: A method for minimizing the blocking of high priority Ada tasks," in Proc. 2nd Int. Workshop on Real-Time Ada Issues, 1988, pp. 20-31.
49. R. I. Davis and A. Burns, "Hierarchical fixed priority pre-emptive scheduling," in Proc. 26th IEEE Real-Time Syst. Symp., 2005, pp. 389-398.
50. J. L. Lorente and J. C. Palencia, "An EDF hierarchical scheduling model for bandwidth servers," in Proc. 12th Int. Conf. Embedded and Real-Time Comput. Syst. Appl., 2006, pp. 261-266.
51. M. Panunzio and T. Vardanega, "An approach to the timing analysis of hierarchical systems," in Proc. 13th Int. Conf. Embedded and Real-Time Comput. Syst. Appl., 2007.
52. M. Bordin, M. Panunzio, and T. Vardanega, "Fitting schedulability analysis theory into model-driven engineering," in Proc. IEEE Euromicro Conf. Real-Time Syst. (ECRTS 08), Jul. 2008, pp. 135-144.
53. [Online]. Available: http://www.eclipse.org/modeling
54. D. Cancila, M. Trevisan, and T. Vardanega, "A Gentle Introduction to the HRT-UML/RCM Methodology." [Online]. Available: http://www. math.unipd.it/tullio/∼Research/ASSERT/Tutorial