Heterogeneous behavioral hierarchy extensions for SystemC

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 26, Issue 4, 2007, Pages 765-780

  Patel, Hiren D ^a,b   Shukla, Sandeep K ^a,b   Bergamaschi, Reinaldo A ^a,b,c  

^a IEEE   (United States)

^b Virginia Polytechnic Institute and State University   (United States)

^c IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Behavioral decomposition; Behavioral modeling; Embedded system design; Heterogeneous behavioral hierarchy; Hierarchical finite state machine (HFSM); Hierarchical synchronous data flow (SDK); Models of computation (MOCS); Simulation efficiency

Indexed keywords

BEHAVIORAL DECOMPOSITION; BEHAVIORAL MODELING; EMBEDDED SYSTEM DESIGN; HETEROGENEOUS BEHAVIORAL HIERARCHY; HIERARCHICAL SYNCHRONOUS DATA FLOW (SDK); MODELS OF COMPUTATION (MOCS);

COMPUTER AIDED DESIGN; COMPUTER SIMULATION; EMBEDDED SYSTEMS; LARGE SCALE SYSTEMS;

COMPUTER PROGRAMMING LANGUAGES;

EID: 33947586819     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.884859     Document Type: Article

References (23)

1. SPECC, SpecC. [Online]. Available: http://www.ics.uci.edu/~specc/
2. SystemVerilog, System Verilog. [Online]. Available: http://www.systemverilog.org/
3. OSCI, SystemC. [Online]. Available: http://www.systemc.org
4. Ptolemy Group, Ptolemy II Website. [Online]. Available: http://ptolemy.eecs.berkeley.edu/
5. Metropolis Group, Metropolis: Design Environment for Heterogeneous Systems. [Online]. Available: http://embedded.eecs.berkeley.edu/metropolis/
6. H. D. Patel. (2003, Dec.). "HEMLOCK: HEterogeneous ModeL Of Computation Kernel for SystemC," M.S. thesis, Virginia Polytechnic Inst. State Univ., Blacksburg, VA, [Online]. Available: http://fermat.ece.vt.edu
7. H. D. Patel and S. K. Shukla, "Towards a heterogeneous simulation kernel for system level models: A SystemC kernel for synchronous data flow models," IEEE Trans. Comput.-Aided Design Integr. Syst., vol. 24, no. 8, pp. 1261-1271, Aug. 2005.
8. _, "Towards behavioral hierarchy extensions for SystemC," in Proc. FDL, 2005.
9. _, SystemC Kernel Extensions for Heterogeneous System Modeling. Norwell, MA: Kluwer, 2004.
10. _, "Deep vs. shallow, kernel vs. language - What is better for heterogeneous modeling in SystemC?" FERMAT Lab Virginia Tech., Blacksburg, VA, Tech. Rep., 2006-01.
11. _, "Towards a heterogeneous simulation kernel for system level models: A SystemC kernel for synchronous data flow models," in Proc. Great Lakes Symp. VLSI, 2004, pp. 241-242.
12. FERMAT, SystemC Kernel Extensions for Heterogeneous System Modeling: A Framework for Multi-MoC Modeling & Simulation. [Online]. Available: http://fermat.ece.vt.edu/systemc-h/
13. E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous data flow programs for digital signal processing," IEEE Trans. Comput., vol. C-36, no. 1, pp. 24-35, Jan. 1987.
14. S. Bhattacharyya, P. Murthy, and E. Lee, Software Synthesis from Dataflow Graphs. Norwell, MA: Kluwer, 1996.
15. A. Girault, B. Lee, and E. A. Lee, "Hierarchical finite state machines with multiple concurrency models," in Proc. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., 1999, vol. 18, pp. 742-760.
16. D. Harel, "Statecharts: A visual formalism for complex systems," Sci. Comput. Program, vol. 8, no. 3, pp. 231-274, Jun 1987.
17. VERILOG, Verilog. [Online]. Available: http://www.verilog.com/
18. VHDL, VHDL. [Online]. Available: http://www.vhdl.org/
19. E. Gamma, R. Helm, R. Johnson, and J. Vlissides, Design Patterns. Reading, MA: Addison-Wesley, 1995.
20. H. D. Patel and S. K. Shukla, "Heterogeneous behavioral hierarchy for system level designs," in Proc. Des. Autom. Test Eur., 2005, pp. 1-6.
21. Boost, The Boost Graph Library. [Online]. Available: http://www.boost.org/libs/graph/doc/index.html
22. H. D. Patel, S. K. Shukla, Heterogeneous and Behavioral Hierarchy Extensions for SystemC. [Online]. Available: http://fermat.ece.vt.edu/tools/ hierarchy/
23. R. A. Bergamaschi, "The development of a high-level synthesis system for Concurrent VLSI systems," Ph.D. dissertation, Univ. Southampton, Southampton, U.K., 1989.