Axel: A heterogeneous cluster with FPGAs and GPUs

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2010, Pages 115-124

  Tsoi, Kuen Hung ^a   Luk, Wayne ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

FPGA; Heterogeneous cluster

Indexed keywords

COMMUNICATION CHANNEL; COMPUTER CLUSTERS; GRAPHICS PROCESSING UNIT; HETEROGENEOUS CLUSTERS; HETEROGENEOUS COMPUTERS; N-BODY SIMULATION; PERFORMANCE IMPROVEMENTS; PROCESSING ELEMENTS; SPATIAL AND TEMPORAL LOCALITY;

INDUCTION MOTORS; LOGIC GATES; PROGRAM PROCESSORS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 77951531695     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1723112.1723134     Document Type: Conference Paper

References (18)

1. Alpha-Data Parallel System Ltd. ADM-XRC-5T2 User Manual, 2008.
2. Chen Chang et al. BEE2: a high-end reconfigurable computing system. Design & Test of Computers, IEEE, 22(2):114-125, March-April 2005.
3. T. Endo and S. Matsuoka. Massive supercomputing coping with heterogeneity of modern accelerators. In IEEE International Symposium on Parallel and Distributed Processing, IPDPS'08, pages 1-10, 2008.
4. M. Flynn, R. Dimond, O. Mencer, and O. Pell. Finding speedup in parallel processors. In Proc. Int. Symp. on Parallel and Distributed Computing ISPDC'08, pages 3-7, 2008.
5. J.H.C. Yeung et al. Map-reduce as a programming model for custom computing machines. In 16th International Symposium on Field-Programmable Custom Computing Machines, 2008. FCCM'08, pages 149-159, April 2008.
6. K. Asanovic et al. The landscape of parallel computing research: A view from Berkeley. Technical Report UCB/EECS-2006-2183, EECS Department, University of California, Berkeley, Dec. 2006.
7. M. Showerman et al. QP: A heterogeneous multi-acceleator cluster. In 10th LCI International Conference on High-Performance Clustered Computing, Boulder, Colorado, March 2009.
8. J. Makino. The GRAPE project. Computing in Science & Engineering, 8(1):30-40, Jan.-Feb. 2006.
9. Message Passing Interface Forum. MPI: A Message Passing Interface Standard Version 2.1, 2008.
10. Nallatech. DIMEtalk V3.0 Application Development Environment, 2009.
11. nVidia. nVidia CUDA Programming Guide v2.1, 2008.
12. nVidia. Tesla C1060 Computing Processor Board, Sep. 2008.
13. R. Baxter et al. Maxwell - a 64 FPGA supercomputer. In AHS '07: Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems, pages 287-294, 2007.
14. R. Sass et al. Reconfigurable computing cluster (RCC) project: Investigating the feasibility of FPGA-based petascale computing. In 15th International Symposium on Field-Programmable Custom Computing Machines, 2007. FCCM'07, pages 127-140, April 2007.
15. L. Ralf. Google's MapReduce programming model - revisited. Science of Computer Programming, 68(3):208-237, 2007.
16. SRC Computers, LLC. SRC-7 MAPstation, 2009.
17. D. Strenski. The cray XD1 computer and its reconfigurable architecture. Technical report, Cray Inc., July 2005.
18. T. El-Ghazawi et al. The promise of high-performance reconfigurable computing. In Computer, pages 69-76, February 2008.