CORDIC architectures: A survey

VLSI Design

Volumn 2010, Issue , 2010, Pages

  Lakshmi, B ^a   Dhar, A S ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

BIOMEDICAL SIGNAL PROCESSING; BUILDING BLOCKES; CORDIC ALGORITHMS; ELEMENTARY FUNCTION; FIRST-ORDER; HARDWARE REALIZATION; ITERATIVE ALGORITHM; LOW AREA; LOW POWER; NUMBER SYSTEM; SHIFT-AND; SINGLE CHIP SOLUTION; SOFTWARE-DEFINED RADIOS;

ALGORITHMS; MIMO SYSTEMS; NEURAL NETWORKS; RADIO; SIGNAL PROCESSING;

MULTICARRIER MODULATION;

EID: 77951465133     PISSN: 1065514X     EISSN: None     Source Type: Journal    
DOI: 10.1155/2010/794891     Document Type: Review

References (66)

1. Cochran D. S., Algorithms and accuracy in the HP-35 Hewlett-Packard Journal 1972 23 10
2. Muller J.-M., Elementary Functions: Algorithms and Implementation 2004 Boston, Mass, USA Birkhuser
3. Volder J. E., The CORDIC trigonometric computing technique IRE Transactions on Electronic Computers 1959 8 3 330 334
4. Volder J. E., The birth of CORDIC Journal of VLSI Signal Processing 2000 25 2 101 105
5. Daggett D. H., Decimal-binary conversions in CORDIC IRE Transactions on Electronic Computers 1959 8 335 339
6. Meggitt J. E., Pseudo division and pseudo multiplication processes IBM Journal 1962 6 2 210 226
7. Walther J. S., A unified algorithm for elementary functions Proceedings of the AFIPS Spring Joint Computer Conference May 1971 379 385
8. Walther J. S., The story of Unified CORDIC Journal of VLSI Signal Processing 2000 25 2 107 112
9. Haviland G. L., Tuszynski A. A., A CORDIC arithmetic processor chip IEEE Journal of Solid-State Circuits 1980 15 1 4 15
10. Hu Y. H., CORDIC-based VLSI architectures for digital signal processing IEEE Signal Processing Magazine 1992 9 3 16 35
11. de Lange A. A. J., van der Hoeven A. J., Deprettere E. F., Bu J., Optimal floating-point pipeline CMOS CORDIC processor 3 Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS 88) June 1988 2043 2047
12. de Lange A. A. J., van der Hoeven A. J., Deprettere E. F., Dewilde P., An application specific IC for digital signal processing: the floating point pipeline CORDIC processor Proceedings of the European Conference on ASIC Design (ASIC 90) May 1990 62 67
13. Metafas D. E., Goutis C. E., A DSP processor with a powerful set of elementary arithmetic operations based on cordic and CCM algorithms Microprocessing and Microprogramming 1990 30 15 51 57
14. Timmermann D., Hahn H., Hosticka B. J., Schmidt G., A programmable CORDIC chip for digital signal processing applications IEEE Journal of Solid-State Circuits 1991 26 9 1317 1321
15. de Lange A. A. J., Deprettere E. F., Design and implementation of a floating-point quasi-systolic general purpose CORDIC rotator for high-rate parallel data and signal processing Proceedings of the 10th IEEE Symposium on Computer Arithmetic June 1991 272 281
16. Despain A. M., Fourier transform computers using CORDIC iterations IEEE Transactions on Computers 1974 23 10 993 1001
17. Ahmed H. M., Delosme J.-M., Morf M., Highly concurrent computing structures for matrix arithmetic and signal processing Computer 1982 15 1 65 82
18. Hu Y. H., Naganathan S., A novel implementation of a chirp Z-transform using a CORDIC processor IEEE Transactions on Acoustics, Speech, and Signal Processing 1990 38 2 352 354
19. Dhar A. S., Banerjee S., An array architecture for fast computation of discrete Hartley transform IEEE transactions on circuits and systems 1991 38 9 1095 1098 (Pubitemid 21689663)
20. Maharatna K., Dhar A. S., Banerjee S., A VLSI array architecture for realization of DFT, DHT, DCT and DST Signal Processing 2001 81 9 1813 1822
21. Ray K. C., Dhar A. S., CORDIC-based unified VLSI architecture for implementing window functions for real time spectral analysis IEE Proceedings: Circuits, Devices and Systems 2006 153 6 539 544
22. Rao S. K., Kailath T., Orthogonal digital filters for VLSI implementation IEEE transactions on circuits and systems 1984 31 11 933 945 (Pubitemid 14647346)
23. Vaidyanathan P. P., A unified approach to orthogonal digital filters and wave digital filters based on LBR two pair extraction IEEE transactions on circuits and systems 1985 32 7 673 686
24. Hu Y. H., Liao H. E., CALF: a CORDIC adaptive lattice filter IEEE Transactions on Signal Processing 1992 40 4 990 993
25. Cavallaro J. R., Luk F. T., CORDIC arithmetic for an SVD processor Journal of Parallel and Distributed Computing 1988 5 3 271 290
26. Lee J. A., Lang T., SVD by constant-factor-redundant-CORDIC Proceedings of the 10th IEEE Symposium on Computer Arithmetic June 1991 264 271
27. Banerjee A., Dhar A. S., Banerjee S., FPGA realization of a CORDIC based FFT processor for biomedical signal processing Microprocessors and Microsystems 2001 25 3 131 142
28. Meyer-Bse A., Watzel R., Meyer-Bse U., Foo S., A parallel CORDIC architecture dedicated to compute the Gaussian potential function in neural networks Engineering Applications of Artificial Intelligence 2003 16 7-8 595 605
29. Kang C. Y., Swartzlander E. E. Jr., Digit-pipelined direct digital frequency synthesis based on differential CORDIC IEEE Transactions on Circuits and Systems I 2006 53 5 1035 1044
30. Wang H., Leray P., Palicot J., Reconfigurable architecture for MIMO systems based on CORDIC operators Comptes Rendus Physique 2006 7 7 735 750
31. Hekstra G. J., Deprettere E. F. A., Fast rotations: low-cost arithmetic methods for orthonormal rotation Proceedings of the 13th IEEE Symposium on Computer Arithmetic October 1997 116 125
32. Hwang K., Computer Arithmetic: Principles, Architecture and Design 1979 New York, NY, USA John Wiley Sons
33. Parhi K. K., VLSI Digital Signal Processing Systems: Design and Implementation 1999 New York, NY, USA John Wiley Sons
34. Avizienis A., Signed-digit number representation for fast parallel arithmetic IRE Transactions on Electronic Computers 1961 10 389 400
35. Atkins D. E., Introduction to the role of redundancy in computer arithmetic IEEE Computer Magazine 1975 8 6 74 77
36. Parhami B., Carry-free addition of recorded binary signed-digit numbers IEEE Transactions on Computers 1988 37 11 1470 1476
37. Parhami B., Generalized signed-digit number systems: a unifying framework for redundant number representations IEEE Transactions on Computers 1990 39 1 89 98
38. Noll T. G., Carry-save arithmetic for high-speed digital signal processing 2 Proceedings of the IEEE International Symposium on Circuits and Systems May 1990 982 986
39. Andraka R., A survey of CORDIC algorithms for FPGA based computers Proceedings of the 6th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA 98) February 1998 191 200
40. Baker P. W., Suggestion for a fast binary sine/cosine generator IEEE Transactions on Computers 1976 25 11 1134 1136
41. Hu Y. H., Pipelined CORDIC architecture for the implementation of rotational based algorithm Proceedings of the International Symposium on VLSI Technology, Systems and Applications May 1985 259
42. Ercegovac M. D., Lang T., Fast cosine/sine implementation using on-line CORIC Proceedings of the 21st Asilomar Conference on Signals, Systems, and Computers 1987
43. Antelo E., Villalba J., Bruguera J. D., Zapata E. L., High performance rotation architectures based on the Radix-4 CORDIC algorithm IEEE Transactions on Computers 1997 46 8 855 870
44. Timmermann D., Hahn H., Hosticka B. J., Rix B., A new addition scheme and fast scaling factor compensation methods for CORDIC algorithms The VLSI Journal on Integration 1991 11 1 85 100
45. Villalba J., Hidalgo J. A., Zapata E. L., Antelo E., Bruguera J. D., CORDIC architectures with parallel compensation of the scale factor Proceedings of the International Conference on Application Specific Array Processors July 1995 Strasbourg, France 258 269
46. Hu X., Harber R. G., Bass S. C., Expanding the range of convergence of the CORDIC algorithm IEEE Transactions on Computers 1991 40 1 13 21
47. Hu Y. H., The quantization effects of the CORDIC algorithm IEEE Transactions on Signal Processing 1992 40 4 834 844
48. Erecegovac M. D., Lang T., Digital Arithmetic 2004 Amsterdam, The Netherlands Elsevier
49. Antelo E., Villalba J., Zapata E. L., A low-latency pipelined 2D and 3D CORDIC processors IEEE Transactions on Computers 2008 57 3 404 417
50. Ahmed H. M., Efficient elementary function generation with multipliers Proceedings of the 9th Symposium on Computer Arithmetic September 1989 52 59
51. Takagi N., Asada T., Yajima S., Redundant CORDIC methods with a constant scale factor for sine and cosine computation IEEE Transactions on Computers 1991 40 9 989 995
52. Duprat J., Muller J.-M., The CORDIC algorithm: new results for fast VLSI implementation IEEE Transactions on Computers 1993 42 2 168 178
53. Phatak D. S., Double step branching CORDIC: a new algorithm for fast sine and cosine generation IEEE Transactions on Computers 1998 47 5 587 602
54. Lee J. A., Lang T., Constant-factor redundant CORDIC for angle calculation and rotation IEEE Transactions on Computers 1992 41 8 1016 1025
55. Timmermann D., Hahn H., Hosticka B. J., Low latency time CORDIC algorithms IEEE Transactions on Computers 1992 41 8 1010 1015
56. Dawid H., Meyr H., The differential CORDIC algorithm: constant scale factor redundant implementation without correcting iterations IEEE Transactions on Computers 1996 45 3 307 318
57. Dawid H., Meyr H., High speed bit-level pipelined architectures for redundant CORDIC implementation Proceedings of the International Conference on Application 1992 358 372
58. Bruguera J. D., Antelo E., Zapata E. L., Design of a pipelined Radix 4 CORDIC processor Parallel Computing 1993 19 7 729 744
59. Antelo E., Bruguera J. D., Zapata E. L., Unified mixed Radix 24 redundant CORDIC processor IEEE Transactions on Computers 1996 45 9 1068 1073
60. Wang S., Piuri V., Swartzlander E. E. Jr., Hybrid CORDIC algorithms IEEE Transactions on Computers 1997 46 11 1202 1207
61. Kuhlmann M., Parhi K. K., P-CORDIC: a precomputation based rotation CORDIC algorithm EURASIP Journal on Applied Signal Processing 2002 2002 9 936 943
62. Kuhlmann M., Parhi K. K., A high-speed CORDIC algorithm and architecture for DSP applications Proceedings of the IEEE Workshop on Signal Processing Systems (SiPS 99) October 1999 732 741
63. Gisuthan B., Srikanthan T., Pipelining flat CORDIC based trigonometric function generators Microelectronics Journal 2002 33 1-2 77 89
64. Juang T.-B., Hsiao S.-F., Tsai M.-Y., Para-CORDIC: parallel CORDIC rotation algorithm IEEE Transactions on Circuits and Systems I 2004 51 8 1515 1524
65. Kebbati H. S., Blonde J. Ph., Braun F., A new semi-flat architecture for high speed and reduced area CORDIC chip Microelectronics Journal 2006 37 2 181 187
66. Srikanthan T., Gisuthan B., A novel technique for eliminating iterative based computation of polarity of micro-rotations in CORDIC based sine-cosine generators Microprocessors and Microsystems 2002 26 5 243 252