메뉴 건너뛰기




Volumn 5992 LNCS, Issue , 2010, Pages 169-181

Optimising memory bandwidth use for matrix-vector multiplication in iterative methods

Author keywords

[No Author keywords available]

Indexed keywords

BANDED MATRICES; FUNDAMENTAL PROBLEM; GENERAL-PURPOSE PROCESSORS; HARDWARE DESIGN; MATRIX VECTOR MULTIPLICATION; MEMORY BANDWIDTHS; ON CHIP MEMORY; PARALLELISATION; PERFORMANCE GAIN; PERFORMANCE IMPROVEMENTS; SCIENTIFIC COMPUTING; SYSTEM OF LINEAR EQUATIONS;

EID: 77951276230     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-12133-3_17     Document Type: Conference Paper
Times cited : (9)

References (15)
  • 2
  • 7
    • 0005879108 scopus 로고    scopus 로고
    • McGraw-Hill Higher Education, New York
    • Heath, M.T.: Scientific Computing. McGraw-Hill Higher Education, New York (2001)
    • (2001) Scientific Computing
    • Heath, M.T.1
  • 8
    • 0004236492 scopus 로고    scopus 로고
    • 3rd edn. Johns Hopkins University Press, Baltimore
    • Golub, G.H., Loan, C.F.V.: Matrix computations, 3rd edn. Johns Hopkins University Press, Baltimore (1996)
    • (1996) Matrix Computations
    • Golub, G.H.1    Loan, C.F.V.2
  • 12
    • 34648814129 scopus 로고    scopus 로고
    • High-performance reduction circuits using deeply pipelined operators on FPGAs
    • Zhuo, L., Morris, G.R., Prasanna, V.K.: High-performance reduction circuits using deeply pipelined operators on FPGAs. IEEE Trans. Parallel Distrib. Syst. 18(10), 1377-1392 (2007)
    • (2007) IEEE Trans. Parallel Distrib. Syst. , vol.18 , Issue.10 , pp. 1377-1392
    • Zhuo, L.1    Morris, G.R.2    Prasanna, V.K.3
  • 15
    • 71749094842 scopus 로고    scopus 로고
    • accessed November 2, 2009
    • Ilog, Inc., Solver cplex (2009), http://www.ilog.fr/products/cplex/ (accessed November 2, 2009)
    • (2009) Solver Cplex


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.