Development of the ATLAS FE-I4 pixel readout IC for b-layer Upgrade and Super-LHC

Proceedings of the Topical Workshop on Electronics for Particle Physics, TWEPP 2008

Volumn , Issue , 2008, Pages 70-75

  Karagounis, M ^a   Arutinov, D ^a   Barbero, M ^a   Beccherle, R ^c   Darbo, G ^c   Ely, R ^d   Fougeron, D ^c   Garcia Sciveres, M ^d   Gnani, D ^d   Gromov, V ^e   Hemperek, T ^a   Junker, H ^a   Menouni, M ^b   Mekkaoui, A ^d   Kluit, R ^e   Schipper, J D ^e  

^a UNIVERSITY OF BONN   (Germany)

^b AIX MARSEILLE UNIVERSITÉ   (France)

^c INFN SEZIONE DI GENOVA   (Italy)

^d LAWRENCE BERKELEY NATIONAL LABORATORY   (United States)

^e NIKHEF   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN BLOCKS; DESIGN GOAL; DESIGN WORK; HIGHER INTEGRATION; HYBRID PIXEL DETECTORS; PIXEL READOUT; RADIATION TOLERANCES; TRIPLE WELL;

ELECTRONICS ENGINEERING;

READOUT SYSTEMS;

EID: 77951202979     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. ATLAS Collaboration, The ATLAS Experiment at the CERN Large Hadron Collider, JINST 3 S08003 (2008)
2. ATLAS Collaboration, Inner Tracker: Technical Design Report, 1, CERN-LHCC-97-016;
3. Inner Tracker: Technical Design Report, 2, CERN-LHCC-97-017
4. G. Aad et al., ATLAS pixel detector electronics and sensors, JINST 3 P07007 (2008)
5. I. Peric et al., The FE-I3 readout chip for the ATLAS pixel detector, Nucl. Instrum. Methods Phys. Res., A 565 (2006)
6. M. Barbero et al., A New ATLAS Front-End IC for Upgraded LHC Luminosity, submitted to Nucl. Instrum. Methods Phys. Res. A August (2008)
7. M. Menouni et al., Design and measurements of SEU tolerant latches, submitted to TWEPP proceedings (2008)
8. IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), 1596.3 SCI-LVDS Standard, IEEE Std. 1596. 3-1996 (1994)
9. A. Boni et al., LVDS I/O interface for Gb/s-per-pin operation in 0.35-μm CMOS, IEEE JSSC Vol. 36 NO. 4 (2001)
10. J. Tyhach et al., A 90-nm FPGA I/O Buffer Design With 1.6-Gb/s Data Rate for Source-Synchronous System and 300-MHz Clock Rate for External Memory Interface, IEEE JSSC Vol. 40 NO. 9 (2005)
11. G.A. Rincon-Mora et al., A low-voltage, low quiescent current, low drop-out regulator, IEEE JSSC Vol. 33 NO.1 (1998)
12. B.M. King, Understanding the load-transient response of LDOs, Analog Applications Journal Sept. (2000)
13. C. K. Chava et al., A frequency compensation scheme for LDO voltage regulators, Trans. on Circ. & Syst. Vol. 51 NO. 6 (2004)
14. P. Denes et al., A Capacitor Charge Pump DC-DC Converter for Physics Instrumentation, submitted to IEEE Trans. Nucl. Sci. (2008)
15. D.B. Ta et al., Serial powering: Proof of principle demonstration of a scheme for the operation of a large pixel detector at the LHC, Nucl. Instrum. Methods Phys Res. A 557 (2006)