Algorithmic approach to designing an easy-to-program system: Can it lead to a hW-enhanced programmer's workflow add-on?

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2009, Pages 60-63

  Vishkin, Uzi ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMIC APPROACH; ALGORITHMICS; COMPUTATION MODEL; GRADUATE STUDENTS; HARDWARE AND SOFTWARE; HARDWARE SUPPORTS; MANY-CORE; MULTITHREADED; ON CHIPS; OPEN-ENDED QUESTIONS; PARALLEL SORTING ALGORITHMS; PARALLEL SYSTEM; PERFORMANCE TUNING; PRAM MODELS; PROGRAM SYSTEMS; WORKFLOW MODULES;

ABSTRACTING; DESIGN; MANAGEMENT; OCCUPATIONAL RISKS;

COMPUTER HARDWARE;

EID: 77950973754     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2009.5413174     Document Type: Conference Paper

References (20)

1. Explicit Multi-Threading (XMT): A. PRAM-On-Chip Vision. Homepage: www.umiacs.umd.edu/vishkin/XMT/
2. R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The Tera computer system. In Proceedings of the 4th. international conference on Supercomputing, 1990.
3. A. O. Balkan, G.C. Caragea, A. Tzannes, and U. Vishkin. Programmer's manual for XMTC language, XMTC compiler and XMT simulator. University of Maryland Institute for Advanced Compuer Studies, 2005-2009.
4. A. O. Balkan, M. Horak, G. Qu, and U. Vishkin. Layout-accurate design and implementation of a high-throughput interconnection network for single-chip parallel processing. In Hot Interconnects, Stanford, CA, 2007.
5. A. O. Balkan, G. Qu, and. U. Vishkin. An Area-Efficient HighThroughput Hybrid Interconnection Network for Single-Chip Parallel Processing. In 45th Design Automation Conference, Anaheim, CA, June 8-13, 2008.
6. G. Caragea, B. Saybasili, X. Wen, and. U. Vishkin. Performance potential of an easy-to-program PRAM-On-Chip prototype versus state-of-the-art processor. In Proc. ACM. SPAA, Calgary, Canada, 2009.
7. D. E. Culler, R. M. Karp, D. A. Patterson, A. Sahay, K. E. Schauser, E. Santos, R. Subramonian, and T. von Eicken. LogP: Towards a realistic model of parallel computation, In Principles Practice of Parallel Programming, pages 1-12, 1993.
8. D. E. Culler, J. P. Singh, and A. Gupta. Parallel Computer Architecture: A. Hardware/Software Approach. Morgan Kaufmann Publishers, Inc, 1999.
9. A. Formella, J. Keller, and T. Walle. Hpp: A high performance PRAM. In Euro-Par '96: Proceedings of the Second International Euro-Par Conference on Parallel Processing-Volume II, pages 425-434, London, UK, 1996. Springer-Verlag.
10. P. Gu and U. Vishkin. Case study of gate-level logic simulation on an extremely fine-grained chip multiprooesor. J. Embedded Comp., 2:181-190, 2006.
11. J. JaJa. An Introduction to Parallel Algorithms. Addison-Wesley, 1992.
12. J. Keller, C.W. Kessler and J.L. Traeff. Practical PRAM Programming. Wiley-Ihterscience, 2001.
13. D. Naishlos, J. Nuzman, C.-W. Tseng, and U. Vishkin. Towards a first vertical prototyping of an extremely fine-grained parallel programming approach. Theory of Computing Systems. Special Issue for SPAA 2001. Springer, 36:521 -552, 2003.
14. Y. Shiloach and U. Vishkin. An O((n**2)log n) parallel max-flow algorithm. J. Algorithms, 3(2): 128-146, 1982.
15. A. Tzannes, R. Barua, G. Caragea, and U. Vishkin. Issues in writing a parallel compiler starting from a serial compiler, draft. Technical report, University of Maryland Institute for Advanced. Computer Studies, 2006.
16. U. Vishkin. From algorithm parallelism to instruction-level parallelism: an encode-decode chain using prefix-sum. In Proc. 9th ACM Symposium, on Parallel Algorithms and Architectures (SPAA), 1997.
17. U. Vishkin, G. Caragea, and B. Lee. Models for advancing PRAM and other algorithms into parallel programs for a PRAM.-On-Chip platform. In Handbook, of Parallel Computing: Models, Algorithms and Applications. Editors: S. Rajasekaran and J. Reif. CRC press, 2008.
18. U. Vishkin, S. Dascal, E. Bcrkovich, and J. Nuzman. Explicit multithreading (XMT) bridging models for instruction parallelism. In Proc. 10th ACM symposium, on Parallel algorithms and architectures SPAA, 1998.
19. U. Vishkin, R. Tzur, D. Ellison and G.C. Caragea. Parallel programming for High. Schools. Keynote presentation, CS4HS Workshop, Carnegie-Mellon University, July 2009, power point presentation available though the XMT home page.
20. X. Wen and. U. Vishkin. FPGA-based prototype of a PRAM-on-chip processor, ACM Computing Frontiers, Ischia, Italy, May 5-7, 2008.