A Low-Power, 6-bit Time-Interleaved SAR ADC Using OFDM Pilot Tone Calibration

Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007

Volumn , Issue , 2007, Pages 193-196

  Oh, Yangjin ^a   Murmann, Boris ^a  

^a Stanford University   (United States)

Author keywords

Analog digital (A D) conversion; communication standards; digital correction

Indexed keywords

CALIBRATION; CMOS INTEGRATED CIRCUITS; FAST FOURIER TRANSFORMS; FREQUENCY DIVISION MULTIPLEXING; INTEGRATED CIRCUITS; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING;

ANALOG TO DIGITAL CONVERTERS; CMOS TECHNOLOGY; COMMUNICATION STANDARDS; DIGITAL CORRECTION; PILOT TONE; SELF CALIBRATION; SUCCESSIVE APPROXIMATION REGISTER; TIME-INTERLEAVED;

ANALOG TO DIGITAL CONVERSION;

EID: 77950399947     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2007.4405711     Document Type: Conference Paper

References (5)

1. D. Draxelmayr, "A 6b 600MHz 10mW ADC array in digital 90nm CMOS, " ISSCC Dig. Tech. Papers, Feb. 2004, pp. 264-265.
2. Y. Oh and B. Murmann, "System embedded ADC calibration for OFDM receivers, " IEEE Trans. Circuits and Syst. I, vol. 53, pp. 1693-1703, Aug. 2006.
3. M. D. Scott, B. E. Boser, and K. S. J. Pister, "An ultralow-energy ADC for Smart Dust, " IEEE J. Solid-State Circuits, vol. 38, pp. 1123-1129, Jul. 2003.
4. H.-C. Kim, D.-K. Jeong, and W. Kim, "A 30mW 8b 200MS/s pipelined CMOS ADC using a switched-opamp technique, " ISSCC Dig. Tech. Papers, Feb. 2005, pp. 284-598.
5. T. Sepke, J. K. Fiorenza, C. G. Sodini, P. Holloway, and H.-S. Lee, "Comparator-based switched-capacitor circuits for scaled CMOS technologies, " ISSCC Dig. Tech. Papers, Feb. 2006, pp. 812-821.