메뉴 건너뛰기




Volumn 57, Issue 3, 2010, Pages 233-237

An energy-efficient error correction scheme for IEEE 802.15.4 wireless sensor networks

Author keywords

Application specific integrated circuits; Channel coding; Communication systems; Energy conservation; Networks; Sensors

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CHANNEL CODING; COMMUNICATION SYSTEMS; ENERGY CONSERVATION; ENERGY EFFICIENCY; ENERGY UTILIZATION; ERROR CORRECTION; FORWARD ERROR CORRECTION; NETWORKS (CIRCUITS); PHYSICAL LAYER; SENSOR NODES; SENSORS; SIGNAL ENCODING;

EID: 77950193909     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2010.2043379     Document Type: Article
Times cited : (28)

References (15)
  • 3
    • 57049142061 scopus 로고    scopus 로고
    • Energy efficient medium access protocol for wireless medical body area sensor networks
    • Dec.
    • O. Omeni, A. Wong, A. J. Burdett, and C. Toumazou, "Energy efficient medium access protocol for wireless medical body area sensor networks," IEEE Trans. Biomed. Circuits Syst., vol.2, no.4, pp. 251-259, Dec. 2008.
    • (2008) IEEE Trans. Biomed. Circuits Syst. , vol.2 , Issue.4 , pp. 251-259
    • Omeni, O.1    Wong, A.2    Burdett, A.J.3    Toumazou, C.4
  • 5
    • 77950205253 scopus 로고    scopus 로고
    • Specifications for Low-Rate Wireless Personal Area Networks (WPANs)
    • Sep. Wireless Medium Access Control (MAC) and Physical Layer (PHY)
    • Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Networks (WPANs), IEEE Std. 802.15.4, Sep. 2006.
    • (2006) IEEE Std. 802.15.4
  • 7
    • 0034478623 scopus 로고    scopus 로고
    • Serial concatenated trellis coded modulation with rate-1 inner code
    • San Francisco, CA Nov.
    • D. Divsalar, S. Dolinar, and F. Pollara, "Serial concatenated trellis coded modulation with rate-1 inner code," in Proc. IEEE Global Telecommun. Conf., San Francisco, CA, Nov. 2000, vol.2, pp. 777-782.
    • (2000) Proc. IEEE Global Telecommun. Conf. , vol.2 , pp. 777-782
    • Divsalar, D.1    Dolinar, S.2    Pollara, F.3
  • 8
    • 0030165294 scopus 로고    scopus 로고
    • Iterative decoding of serially concatenated convolutional codes
    • Jun.
    • S. Benedetto and G.Montorsi, "Iterative decoding of serially concatenated convolutional codes," Electron. Lett., vol.32, no.13, pp. 1186-1188, Jun. 1996.
    • (1996) Electron. Lett. , vol.32 , Issue.13 , pp. 1186-1188
    • Benedetto, S.1    Montorsi, G.2
  • 11
    • 34547586379 scopus 로고    scopus 로고
    • Very low-complexity hardware interleaver for turbo decoding
    • Jul.
    • Z. Wang and Q. Li, "Very low-complexity hardware interleaver for turbo decoding," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.54, no.7, pp. 636-640, Jul. 2007.
    • (2007) IEEE Trans. Circuits Syst. II, Exp. Briefs , vol.54 , Issue.7 , pp. 636-640
    • Wang, Z.1    Li, Q.2
  • 12
    • 57849158766 scopus 로고    scopus 로고
    • Double-binary circular turbo decoding based on border metric encoding
    • Jan.
    • J.-H. Kim and I.-C. Park, "Double-binary circular turbo decoding based on border metric encoding," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.55, no.1, pp. 79-83, Jan. 2008.
    • (2008) IEEE Trans. Circuits Syst. II, Exp. Briefs , vol.55 , Issue.1 , pp. 79-83
    • Kim, J.-H.1    Park, I.-C.2
  • 14
    • 0035191480 scopus 로고    scopus 로고
    • High-performance low-memory interleaver banks for turbo-codes
    • Atlantic City, NJ, Oct.
    • S. Crozier and P. Guinand, "High-performance low-memory interleaver banks for turbo-codes," in Proc. IEEE Veh. Technol. Conf., Atlantic City, NJ, Oct. 2001, vol.4, pp. 2394-2398.
    • (2001) Proc. IEEE Veh. Technol. Conf. , vol.4 , pp. 2394-2398
    • Crozier, S.1    Guinand, P.2
  • 15
    • 16444366247 scopus 로고    scopus 로고
    • Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders
    • Apr.
    • R. Dobkin, M. Peleg, and R. Ginosar, "Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.13, no.4, pp. 427-438, Apr. 2005.
    • (2005) IEEE Trans. Very Large Scale Integr.(VLSI) Syst. , vol.13 , Issue.4 , pp. 427-438
    • Dobkin, R.1    Peleg, M.2    Ginosar, R.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.