Synthesis of timed behavior from scenarios in the fujaba real-time tool suite

Proceedings - International Conference on Software Engineering

Volumn , Issue , 2009, Pages 615-618

  Henkler, Stefan ^a   Greenyer, Joel ^a   Hirsch, Martin ^a   Schäfer, Wilhelm ^a   Alhawash, Kahtan ^a   Eckardt, Tobias ^a   Heinzemann, Christian ^a   Löffler, Renate ^a   Seibel, Andreas ^b   Giese, Holger ^b  

^a UNIVERSITY OF PADERBORN   (Germany)

^b UNIVERSITY OF POTSDAM   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPONENT ARCHITECTURES; SCALABILITY PROBLEMS; SEQUENCE DIAGRAMS; STATECHARTS; TOOL SUPPORT; TOOLSUITE; TWO-STEP SYNTHESIS;

COMPUTER SOFTWARE;

EID: 77949911119     PISSN: 02705257     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSE.2009.5070569     Document Type: Conference Paper

References (20)

1. Y. Bontemps and P. Heymans. As fast as sound (lightweight formal scenario synthesis and verification). In H. Giese and I. Krüger, editors, Proc. of the 3rd Int. Workshop on "Scenarios and State Machines: Models, Algorithms and Tools" (SCESM'04), pages 27-34, Edinburgh, May 2004. IEE.
2. A. Bunker, G. Gopalakrishnan, and K. Slind. Live sequence charts applied to hardware requirements specification and verification: A vci bus interface model. Int. J. Softw. Tools Technol. Transf., 7(4):341-350, 2005.
3. S. Burmester, H. Giese, S. Henkler, M. Hirsch, M. Tichy, A. Gambuzza, E. Münch, and H. Vöcking. Tool support for developing advanced mechatronic systems: Integrating the fujaba real-time tool suite with camel-view. In Proc. of the 29th International Conference on Software Engineering (ICSE), Minneapolis, Minnesota, USA, pages 801-804. IEEE Computer Society Press, May 2007.
4. S. Burmester, H. Giese, M. Hirsch, D. Schilling, and M. Tichy. The Fujaba Real-Time Tool Suite: Model-Driven Development of Safety-Critical, Real-Time Systems. In Proc. of the 27th International Conference on Software Engineering (ICSE), St. Louis, Missouri, USA, pages 670-671, May 2005.
5. H. Giese, S. Burmester, W. Schäfer, and O. Oberschelp. Modular Design and Verification of Component-Based Mechatronic Systems with Online-Reconfiguration. In Proc. of 12th ACM SIGSOFT Foundations of Software Engineering 2004 (FSE 2004), Newport Beach, USA, pages 179-188. ACM, November 2004.
6. th ICSE 2006 Workshop on Scenarios and State Machines: Models, Algorithms and Tools (SCESM'06),Shanghai, China, pages 67-74. ACM Press, May 2006.
7. H. Giese, F. Klein, and S. Burmester. Pattern synthesis from multiple scenarios for parameterized real-timed uml models. In S. Leue and T. Systä, editors, Scenarios: Models, Algorithms and Tools, volume 3466 of Lecture Notes in Computer Science (LNCS), pages 193-211. Springer Verlag, 0 2005.
8. H. Giese, M. Tichy, S. Burmester, W. Schäfer, and S. Flake. Towards the Compositional Verification of Real-Time UML Designs. In Proc. of the European Software Engineering Conference (ESEC), Helsinki, Finland, pages 38-47. ACM Press, September 2003.
9. G. Gössler and J. Sifakis. Component-based construction of deadlock-free systems. In FST TCS 2003: Foundations of Software Technology and Theoretical Computer Science, volume 2914/2003 of Lecture Notes in Computer Science, pages 420-433. Springer Berlin / Heidelberg, 2003.
10. D. Harel and H. Kugler. Synthesizing state-based object systems from LSC specifications. In Implementation and Application of Automata, volume 2088 of Lecture Notes in Computer Science, pages 1-33. Springer Berlin / Heidelberg, 2001.
11. D. Harel and R. Marelly. Playing with Time: On the Specification and Execution of Time-Enriched LSCs. In Proc. 10th IEEE/ACM Int. Symp. on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS 2002), FortWorth, Texas, USA, 2002. (invited paper).
12. S. Henkler, T. Eckardt, A. Seibel, and H. Giese. Synthesis of real-time component behavior. Technical Report tr-ri-08-296, University of Paderborn, Paderborn, Germany, Dezember 2008.
13. J. Klose, T. Toben, B. Westphal, and H. Wittke. Check it out: On the efficient formal verification of live sequence charts. In Computer Aided Verification, volume 4144 of Lecture Notes in Computer Science, pages 219-233. Springer Berlin / Heidelberg, 2006.
14. Object Management Group. UML 2.0 Superstructure Specification, 2003. Document ptc/03-08-02.
15. A. Salah, R. Dssouli, and G. Lapalme. Implicit integration of scenarios into a reduced timed automaton. Information and Software Technology, 45:715-725, August 2003.
16. W. Schäfer and H. Wehrheim. The Challenges of Building Advanced Mechatronic Systems. In FOSE '07: 2007 Future of Software Engineering, pages 72-84. IEEE Computer Society, 2007.
17. B. Sengupta and R. Cleaveland. Triggered Message Sequence Charts. In W. G. Griswold, editor, Proceedings of the Tenth ACM SIGSOFT Symposium on the Foundations of Softare Engineering (FSE-10), Charleston, South Carolina, USA, November 2002. ACM Press.
18. S. Somé, R. Dssouli, and J. Vaucher. From Scenarios to Timed Automata: Building Specifications from Users Requirements. In Proceedings of the 1995 Asia Pacific Software Engineering Conference (APSEC '95), 1995.
19. M. Walicki and S. Meldal. Algebraic Approaches to Nondeterminism - an Overview. ACM Computing Surveys, 29(1):30-81, March 1997.
20. H. Wittke. A Framework for Specification Verification for Complex Embedded Systems. PhD thesis, C. v.O. Universität Oldenburg, 2005.