Efficient hardware generation for dynamic programming problems

Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09

Volumn , Issue , 2009, Pages 348-352

  Nawaz, Zubair ^a   Stefanov, Todor ^b   Bertels, Koen ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b LEIDEN UNIVERSITY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

CPU TIME; DATAFLOW; DISCRETE OPTIMIZATION PROBLEMS; HARD PROBLEMS; OPTIMIZATION PROBLEMS; PARALLEL HARDWARE; PRE-COMPUTATION;

DYNAMIC POSITIONING; PERCOLATION (SOLID STATE); VOLUME MEASUREMENT;

DYNAMIC PROGRAMMING;

EID: 77949354137     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2009.5377618     Document Type: Conference Paper

References (17)

1. Z. Nawaz, O. Dragomir, T. Marconi, E. M. Panainte, K. Bertels, and S. Vassiliadis, "Recursive variable expansion: A loop transformation for reconfigurable systems," in proceedings of International Conference on Field-Programmable Technology 2007, December 2007.
2. D. Kuck, Y. Muraoka, and S.-C. Chen, "On the number of operations simultaneously executable in fortran-like programs and their resulting speedup," Transactions on Computers, vol. C-21, pp. 1293- 1310, 1972.
3. R. E. Ladner and M. J. Fischer, "Parallel prefix computation," J. ACM, vol. 27, no. 4, pp. 831-838, 1980.
4. P. M. Kogge and H. S. Stone, "A parallel algorithm for the efficient solution of a general class of recurrence equations," IEEE Transactions on Computers, vol. C-22, pp. 786-793, 1973.
5. M. S. Schlansker and V. Kathail, "Acceleration of first and higher order recurrences on processors with instruction level parallelism," in Proceedings of the 6th International Workshop on Languages and Compilers for Parallel Computing, (London, UK), pp. 406-429, Springer-Verlag, 1994.
6. G. Fettweis and H. Meyr, "Parallel viterbi algorithm implementation: breaking the acs-bottleneck," IEEE Transactions on Communications, vol. 37, pp. 785 - 790, 1989.
7. K. Parhi, "Look-ahead in dynamic programming and quantizer loops," in Circuits and Systems, 1989., IEEE International Symposium on, pp. 1382-1387 vol.2, May 1989.
8. K. Parhi, "Pipelining in dynamic programming architectures," Signal Processing, IEEE Transactions on, vol. 39, pp. 1442-1450, Jun 1991.
9. Z. Nawaz, M. Shabbir, Z. Al-Ars, and K. Bertels, "Acceleration of smith-waterman using recursive variable expansion," in 11th Euromicro Conference on Digital System Design (DSD-2008), pp. 915-922, September 2008.
10. "Delft workbench. online:http://ce.et.tudelft.nl/DWB/."
11. S. Vassiliadis, S. Wong, G. N. Gaydadjiev, K. Bertels, G. Kuzmanov, and E. M. Panainte, "The molen polymorphic processor," IEEE Transactions on Computers, pp. 1363- 1375, November 2004.
12. Y. D. Yankova, G. Kuzmanov, K. Bertels, G. N. Gaydadjiev, Y. Lu, and S. Vassiliadis, "Dwarv: Delftworkbench automated reconfigurable vhdl generator," in In Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL07), pp. 697-701, August 2007.
13. "Roccc. online: http://www.cs.ucr.edu/?roccc/."
14. "Spark: A parallelizing approach to the high level synthesis of digital circuits. online: http://mesl.ucsd.edu/spark/."
15. A. Putnam, D. Bennett, E. Dellinger, J. Mason, P. Sundararajan, and S. Eggers, "Chimps: A c-level compilation flow for hybrid cpu-fpga architectures," in Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on, pp. 173-178, Sept. 2008.
16. S. Needleman and C. Wunsch, "A general method applicable to the search for similarities in the amino acid sequence of two proteins," J. Mol Biol., vol. 48, pp. 443-453, 1970.
17. T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, Introduction to Algorithms. MIT Press, McGraw Hill, second ed., 2001.