A hardware operating system kernel for multi-processor systems

IEICE Electronics Express

Volumn 5, Issue 9, 2008, Pages 296-302

  Park, Sanggyu ^a   Hong, Do Sun ^a   Chae, Soo Ik ^a  

^a Seoul National University   (South Korea)

Author keywords

Multiprocessor; Multithreading; Operating system; RISC

Indexed keywords

COMPUTER NETWORKS; COMPUTER OPERATING SYSTEMS; ENERGY MANAGEMENT; FAULT TOLERANCE; LEARNING SYSTEMS; MICROFLUIDICS; MULTIPROCESSING SYSTEMS; MULTITASKING; QUALITY ASSURANCE; REDUCED INSTRUCTION SET COMPUTING; RELIABILITY;

CO PROCESSORS; EXPERIMENTAL RESULTS; FEASIBLE SOLUTIONS; HARDWARE COMPLEXITIES; MULTI PROCESSOR SYSTEMS; MULTITHREADING (MT); OPERATING SYSTEMS; RISC PROCESSOR (RAWE);

HARDWARE;

EID: 45249103962     PISSN: None     EISSN: 13492543     Source Type: Journal    
DOI: 10.1587/elex.5.296     Document Type: Article

References (7)

1. Susanna Nordström, "Application Specific Real-Time Microkernel in Hardware," Proceedings of International Conference on Computer Designs: VLSI in computers and processors, pp. 333-336, 2005.
2. T. Nakano, A. Utama, M. Itabashi, A. Shiomi, and M. Imai, "Hardware Implementation of a real-time operating system," Proceedings of the 12th International Symposium on TRON Project, pp. 34-42, 1995.
3. P. Kohout, B. Ganesh, and B. Jacob, "Hardware Support for Real-time Operating Systems," Proceedings of CODS-ISSS'03, pp. 45-51, 2003.
4. MIPS Technologies, Inc., "How to Choose a CPU Core for Multi-CPI SOC Designs," [Online] http://www.mips.com, 2002.
5. J. Ito, T. Nakano, Y. Takeuchi, and M. Imai, "Effectiveness of a High Speed Context Switching Method Using Register Bank," IEICE Trans. Fundamentals, pp. 2661-2667, 1998.
6. Kiyofumi Tanaka, "PRESTOR-1: A Processor Extending Multithreaded Architecture," Proceeding of the Innovative Architecture for Future Generation High-Performance Processors and Systems, pp. 91-98, 2005.
7. Simon Segars, "The ARM9E Synthesizable Processor Family," [Online] http://www.arm.com, 1999.