Introduction to special issue on circuit technology for ULP

Proceedings of the IEEE

Volumn 98, Issue 2, 2010, Pages 139-143

  Reuss, Robert H ^a   Fritze, Michael ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

TIMING CIRCUITS;

CHIP PERFORMANCE; CIRCUIT TECHNOLOGY; COMMERCIAL NEEDS; EMERGENCY RESPONDERS; OPERATIONAL LIFE; PORTABLE COMMUNICATIONS; SENSOR SYSTEMS; ULTRA-LOW POWER;

MILITARY APPLICATIONS;

EID: 75649134579     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2009.2037210     Document Type: Review

References (11)

1. M. LaPedus, "Green-memory movement takes root, "Electron. Eng. Times, pp. 20Y24, May 18, 2009.
2. R. Merritt, "Researchers eye road to energy-efficient electronics, "Electron. Eng. Times, pp. 8Y9, Jun. 22, 2009.
3. B. Fette, "Analysis of energy starved electronicsVPower savings opportunities in software defined radios, "in GOMACTechV07, Mar. 2007, pp. 87-90.
4. A. Wang, ". H. Calhoun, and A. P. Chandrakasan, Sub-Threshold Design for Ultra Low-Power Systems. New York: Springer, 2006.
5. J. Kwong, Y. Ramadass, N. Verma, and A. Chandrakasan, "A 65 nm sub-Vt microcontroller with integrated SRAM and switched capacitor DC-DC converter, "IEEE J. Solid-State Circuits, vol.44, no.1, pp. 115Y126, Jan. 2009.
6. M. Horowitz and W. Dally, "How scaling will change processor architecture, "in IEEE Int. Solid-State Circuits Conf., Feb. 2004, pp. 102Y106.
7. D. A. B. Miller, "Device requirements for optical interconnects to silicon chips, "Proc. IEEE, vol.97, no.7, pp. 1166Y1184, Jul. 2009.
8. E. A. Vittoz, "Weak inversion for ultimate low-power logic, "in Low-Power Electronics Design, C. Piguet, Ed. Boca Raton, FL: CRC, 2005.
9. K. Itoh, "Adaptive circuits for the 0.5 V nanoscale CMOS era, "in IEEE Int. Solid-State Circuits Conf., 2009, pp. 142Y143.
10. H. Kaul, M. A. Anders, S. K. Mathew, S. K. Hsu, A. Agarwal, R. K. Krishnamurthy, and S. Borkar, "A 300 mV 494GOPS/W reconfigurable, dual-supply, 4-way SIMD vector processing accelerator in 45 nm CMOS, "in IEEE Int. Solid-State Circuits Conf., 2009, pp. 260Y261.
11. Y. Pu, J. P. de Gyvez, H. Corporal, and Y. Ha, "An ultra-low-energy/frame multi-standard JPEG co-processor in 65 nm CMOS with sub/near-threshold power supply, "in IEEE Int. Solid-State Circuits Conf., 2009, pp. 146Y147.