|
Volumn 58, Issue 2, 2009, Pages 275-279
|
Error-correcting codes for ternary content addressable memories
|
Author keywords
Codes; Correcting; ECCs; Error; LBCs; TCAMs
|
Indexed keywords
BIT-ERRORS;
CODE-WORDS;
CODES;
CONTENT ADDRESSABLE MEMORIES;
CORRECT ERROR;
DATA BITS;
ERROR CORRECTING CODE;
ERROR MITIGATION;
ERROR-RESILIENT;
LINEAR BLOCK CODE;
MATCH LINE;
MEMORY DENSITY;
RANDOM ACCESS MEMORIES;
SENSE AMPLIFIER;
SILICON TECHNOLOGIES;
SIMPLE MAJORITY;
SOFT ERROR;
SOFT-ERROR TOLERANCE;
TERNARY CAM;
TERNARY CONTENT ADDRESSABLE MEMORIES;
ARTIFICIAL INTELLIGENCE;
ASSOCIATIVE STORAGE;
BLOCK CODES;
CAMS;
CONCATENATED CODES;
ERROR CORRECTION;
INFORMATION THEORY;
MICROPROCESSOR CHIPS;
RANDOM ACCESS STORAGE;
RANDOM ERRORS;
BIT ERROR RATE;
|
EID: 75449119471
PISSN: 00189340
EISSN: None
Source Type: Journal
DOI: 10.1109/TC.2008.179 Document Type: Article |
Times cited : (28)
|
References (5)
|