A 60-GHz phased array receiver front-end in 0.13-μm CMOS technology

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 10, 2009, Pages 2341-2352

  Wang, Chao Shiun ^a   Huang, Juin Wei ^a,b   Chu, Kun Da ^a,c   Wang, Chorng Kuang ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b Novatek Microelectronics Corp Ltd   (Taiwan)

^c MSTAR SEMICONDUCTOR INC   (Taiwan)

Author keywords

Current reuse; Dual gate; LNA; MIXER; Phase array; Receiver; Sub harmonic

Indexed keywords

ALL-PASS FILTERS; ANTENNA PHASED ARRAYS; CMOS INTEGRATED CIRCUITS; DIFFERENTIAL AMPLIFIERS; HARMONIC ANALYSIS; MIXERS (MACHINERY); NOISE FIGURE; RADIO RECEIVERS; RECEIVERS (CONTAINERS); SIGNAL TO NOISE RATIO;

BROADBAND WIRELESS APPLICATIONS; COMMON MODE REJECTIONS; CURRENT REUSE; DIFFERENTIAL RECEIVERS; DUAL GATES; PHASE ARRAY; PHASED ARRAY RECEIVER; SUBHARMONICS;

LOW NOISE AMPLIFIERS;

EID: 75149144338     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2009.2031697     Document Type: Article

References (28)

1. C. H. Doan, S. Emami, A. M. Niknejad, and R. W. Brodersen, "Millimeter-wave CMOS design," IEEE J. Solid-State Circuits, vol.40, no.1, pp. 144-155, Jan. 2005.
2. B. Razavi, "Gadgets Gab at GHz," IEEE Spectr., vol.45, pp. 46-58, Feb. 2008.
3. H. Hashemi, G. Xiang, A. Komijani, and A. Hajimiri, "A 24-GHz SiGe phased-array receiver-LO phase-shifting approach," IEEE Trans. Microw. Theory Techn., vol.53, no.2, pp. 614-626, Feb. 2005.
4. A. Babakhani, X. Guan, A. Komijani, A. Natarajan, and A. Hajimiri, "A 77 GHz 4-element phased array receiver with on-chip dipole antennas in silicon," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2006, pp. 180-181.
5. A. Natarajan, B. Floyd, and. A. Hajimiri, "A bidirectional RF-combining 60 GHz phased-array front-end," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2007, pp. 202-203.
6. K. Scheir, S. Bronckers, J. Borremans, P. Wambacq, and Y. Rolain, "A 52 GHz phased-array receiver front-end in 90 nm digital CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 184-185.
7. E. Cohen, C. Jakobson, S. Ravid, and D. Ritter, "A bidirectional TX/RX four element phased-array at 60 GHz with RF-IF conversion block in 90 nm. CMOS process," in Proc. IEEE Radio Freq. Integr. Circuits (RFIC) Conf., Jun. 2009, pp. 207-210.
8. Y. Yu, P. Baltus, A. V. Roermund, A. D. Graauw, E. Heijden, and M. Col, "Beamforming receiver front-end in 60 nm. CMOS," in Proc. IEEE Radio Freq. Integr. Circuits (RFIC) Confi., Jun. 2009, pp. 211-214.
9. T. Yu and G. M. Rebeiz, "A 22-24 GHz 4-element CMOS phased array with on-chip coupling characterization," IEEE J. Solid-State Circuits, vol.43, no.9, pp. 2.134-2143, Sep. 2008.
10. J. Paramesh, K. Soumyanath, and D. J. Allstot, "A four-antenna receiver in 90-nm CMOS for beamforming and spatial diversity," IEEE J. Solid-State Circuits, vol.40, no.12, pp. 2515-2524, Dec. 2005.
11. C. S. Wang, J. W. Huang, K. D. Chu, and C. K. Wang, "A 0.13 μm CMOS fully differential receiver with, on-chip baluns for 60 GHz broadband wireless communications," in Proc. IEEE Custom Integr. Circuits Conf. (CICC) Conf., Sep. 2008, pp. 479-482.
12. M. Chu and D. J. Allstot, "CMOS phase-shifting circuits for wireless beamforming transmitters," Analog Integr. Circuits and Signal Process., vol.54, no.1, pp. 45-54, Jan. 2008.
13. B. Razavi, "A 60-GHz CMOS receiver front-end," IEEE J. Solid-State Circuits, vol.41, no.1, pp. .17-22, Jan. 2006.
14. S. K. Reynolds, B. A. Floyd, U. R. Pfeiffer, T. Beukema, J. Grzyb, C. Haymes, B. Gaucher, and M. Soyuer, "A silicon 60-GHz receiver and transmitter chipset for broadband communications," IEEE J. SolidState Circuits, vol.41, no.12, pp. 2820-2831, Dec. 2006.
15. T. Yao, M. Q. Gordon, K. K. W. Tang, K. H. K. Yau, M. T. Yang, P. Schvan, and S. P. Voinigescu, "Algorithmic design of CMOS LNAs and PAs for 60-GHz radio," IEEE J. Solid-State Circuits, vol.42, no.5, pp. 1044-1057, May 2007.
16. W. Zhuo, S. Embabi, J. Pineda de Gyvez, and E. Sanchez-Sinencio, "Using capacitive cross-coupling technique in RF low-noise amplifiers and down-conversion mixer design," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2000, pp. 116-119.
17. m-boosted LNA and VCO Circuits in 0.18 μm CMOS," IEEE J. Solid-State Circuits, vol.40, pp. 2609-2619, Dec. 2005.
18. S. C. Blaakmeer, E. A. M. Klumperink, D. M. W. Leenaerts, and B. Nauta, "Wideband balun-LNA with simultaneous output balancing, noise-canceling and distortion-canceling," IEEE J. Solid-State Circuits, vol.43, pp. 1341-1350, Jun. 2008.
19. B. Heydari, M. Bohsali, E. Adabi, and A. M. Niknejad, "Low-power mm-wave components up to 104 GHz in 90 nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech Papers, Feb. 2007, pp. 200-201.
20. C.-M. Lo, C.-S. Lin, and H. Wang, "A miniature V-band 3-stage cascode LNA in 0.1.3 m CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2006, pp. 322-323.
21. C. Weyers, P. Mayr, J. W. Kunze, and U. Langmann, "A 22.3 dB voltage gain 6.1 dB NF 60 GHz LNA in 65 nm CMOS with differential output," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 192-606.
22. C. Tsironis, R. Meierer, and R. Stahlmann, "Dual-gate MESFET mixers," IEEE Trans. Microw. Theory Techn., vol.MTT-32, pp. 248-255, Mar. 1984.
23. P. J. Sullivan, B. A. Xavier, and W. H. Ku, "Doubly balanced dualgate CMOS mixer," IEEE J. Solid-State Circuits, vol.34, no.6, pp. 878-881, Jun. 1999.
24. H. Hayashi and M. Muraguchi, "An MMIC Active phase shifter using a variable resonant circuit," IEEE Trans. Microw. Theory Tech., vol.47, pp. 2021-2026, Oct. 1999.
25. M. Chu, J. M. Huard, K. Y. Wong, and D. J. Allstot, "A 5 GHz widerange CMOS active phase shifter for wireless beamforming applications," in Proc. IEEE Radio Freq. Integr. Circuits (RFIC) Conf., Jan. 2006, pp. 47-50.
26. N. Marchand, "Transmission-line conversion transformers," Electronics, vol.17, no.12, pp. 142-145, Dec. 1944.
27. H.-Y. Chang, P.-S. Wu, T.-W. Huang, H. Wang, C.-L. Chang, and J. G. J. Chen, "Design and analysis of CMOS broad-band compact high-linearity modulators for gigabit microwave/millimeter-wave applications," IEEE Trans. Microw. Theory Techn., vol.54, no.1, pp. 20-30, Jan. 2006.
28. H.-C. Lu and T.-H. Chu, "Port reduction methods for scattering matrix measurement of an n-port network," IEEE Trans. Microw. Theory I Techn., vol.48, no.6, pp. 959-968, Jun. 2000.