ET-based distributed cooperative system

International Journal of Innovative Computing, Information and Control

Volumn 5, Issue 12, 2009, Pages 4655-4666

  Yoshikawa, Hiroshi ^a   Akama, Kiyoshi ^a   Mabuchi, Hiroshi ^b  

^a HOKKAIDO UNIVERSITY   (Japan)

^b IWATE PREFECTURAL UNIVERSITY   (Japan)

Author keywords

Equivalent transformation; ET rules; HW SW cooperative system

Indexed keywords

CONSTRAINT SATISFACTION PROBLEMS; COOPERATIVE COMPUTING; COOPERATIVE SYSTEMS; DISTRIBUTED COOPERATION; EQUIVALENT TRANSFORMATIONS; FPGA BOARDS; PARALLEL COMPUTATION; SDL; SERVER SYSTEM; SYSTEM DESCRIPTION; SYSTEMC; SYSTEMVERILOG;

COMPUTER OPERATING PROCEDURES; QUERY LANGUAGES;

LINGUISTICS;

EID: 74349100998     PISSN: 13494198     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (17)

1. K. Akama and N. Ekawit, Computation models and correctness relations, Technical Report of IEICE. SS, vol.103, no.583, pp.7-12, 2004.
2. K. Akama, H. Koike, and E. Miyamoto, Generating equivalent transformation rules from specifications of problems, Transactions of Information Processing Society of Japan, vol.40, no.4, pp.74, 1999.
3. K. Akama, E. Nantajeewarawat, and H. Koike, Program synthesis based on the equivalent transformation computation model, in LOPSTR, pp.278-279, 2002.
4. M. Chundi, L. Sen, and C. Jianping, Hardware/software integrated training on embedded systems, International Journal of Innovative Computing, Information and Control, vol.2, no.2, pp.457-464, 2006.
5. P. Gaboury, VLSI Architecture Design Using Predicate Logic, PhD Thesis, Waterloo, Ont., Canada, Canada, 1990.
6. J. C. Hoe and Arvind, Hardware synthesis from term rewriting systems, in VLSI '99: Proc. of the IFIP TC10/WG10.5 Tenth International Conference on Very Large Scale Integration, pp.595-619, Deventer, Kluwer, B.V., The Netherlands, 2000.
7. J. C. Hoe and Arvind, Synthesis of operation-centric hardware descriptions, in IEEE/ACM International Conference on Computer-aided design, pp.511-518, 2000.
8. IEEE Standard VHDL Language Reference Manual, IEEE Std 1076-2002.
9. IEEE Standard for Verilog Hardware Description Language, IEEE Std 1364-2005.
10. IEEE Standard SystemC Language Reference Manual, IEEE std 1666-2005.
11. IEEE Standard for System Verilog-Unified Hardware Design, Specification, and Verification Language, IEEE Std 1800-2005.
12. K. Kudo, Y. Myokan, W. C. Than, S. Akimoto, T. Kanamaru, and M. Sekine, Hardware object model and its application to the image processing, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol.87, no.3, pp.547-558, 2004.
13. J. W. Lloyd, Foundations of Logic Programming 2nd Extended Edition. Springer-Verlag New York, Inc., New York, USA, 1987.
14. H. Mabuchi, K. Akama, and T. Wakatsuki, Equivalent transformation rules as components of programs, International Journal of Innovative Computing, Information and Control, vol.3, no.3, pp.685-696, 2007.
15. T. Nakano and M. Nagamatsu, Lagrange neural network for solving constraint satisfaction problem,International Journal of Innovative Computing, Information and Control, vol.1, no.4, pp.659-671, 2005.
16. H. Ogasawara, K. Akama, H. Koike, H. Mabuchi, and Y. Saito, Parallel processing method based on equivalent transformation, Proc. of the 2005 IEEE International Conference on Intelligent Engineering Systems, pp.111-116, 2005.
17. H. Yoshikawa, K. Akama, and H. Mabuchi, Logic circuit synthesis preserving correctness using ET rules, WSEAS Transactions on Circuits and Systems, vol.6, no.5, pp.465-472, 2007