A 2.5 Gbps CMOS Fully Integrated Optical Receicer with Lateral PIN Detector

Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007

Volumn , Issue , 2007, Pages 293-296

  Chen, Wei Zen ^a   Huang, Shih Hao ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; INTEGRATED CIRCUITS; MONOLITHIC INTEGRATED CIRCUITS; OPERATIONAL AMPLIFIERS;

CMOS TECHNOLOGY; FULLY INTEGRATED; LIMITING AMPLIFIERS; MONOLITHICALLY INTEGRATED; PIN DETECTOR; SINGLE CHIPS; TOTAL POWER DISSIPATION; TRANSIMPEDANCE AMPLIFIERS;

INTEGRATED CIRCUIT DESIGN;

EID: 74049125447     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2007.4405736     Document Type: Conference Paper

References (10)

1. Carolien Hermans and Michiel SJ. Steyaert, "A High-Speed 850-nm Optical Receiver Front-end in 0. 18-|am CMOS, " IEEE Journal of Solid State Circuits, vol. 41., no. 7, pp. 1606-1614, July, 2006.
2. Catheen Rooman, et al, "Asynchronous 250 Mb/s Optical Receivers with Integrated Detector in Standard CMOS Technology, " IEEE Journal of Solid State Circuits, vol. 35, no., 7, pp. 953-958, July, 2000.
3. T. K Woodward, and Ashok V. Krishnamoorthy, " 1-Gb/s integrated optical detectoprs and receivers in commercial CMOS technologies, " IEEE Journal of Selected Topics in Quantum Electronics, vol. 5, no. 2, pp. 146-156, March/April, 1999.
4. M. Ghioni, F. Zappa, V. P. Kesan, and J. Warnock, "A VLSI compatible high speed silicon photo detector for optical datalink application, " IEEE Trans. Electron Devices, vol. 43, no. 7, pp. 1054-1060, Jul. 1996.
5. S. M. Csutak, J. D. Schaub, W. E. Wu, and J. C. Champbell, "High-speed monolithically integrated silicon photoreceivers fabricated in 130-nm CMOS technology, " IEEE Photonics Technology Letters, vol. 14, no. 4, pp. 516-518, April, 2002.
6. Sasa Radovanovic, Anne-Johan Annema, and Bram Nauta " A 3-Gb/s Optical Receiver Front-end in 0. 18 |am CMOS, " IEEE Journal of Solid State Circuits, vol. 40., no. 8, pp. 1706-1717, August, 2005.
7. S. M. Park and H-J Yoo, "1. 25 Gb/s regulated cascode CMOS transimpedance amplifier for gigabit ethernet applications, " in IEEE Journal of Solid-State Circuits, pp. 112-121, Jan. 2004.
8. Wei-Zen Chen and Chao-Hsin Lu, "Design and Anaylsis of A 2. 5 Gbps Optical Receiver Analog Front-End in a 0. 35 urn Digital CMOS Technology", IEEE Transactions on Circuits and Systems, ( I), vol. 53, pp. 977-983, May, 2006.
9. Sherif Galal and Behzad Razavi, " 10 Gb/s limiting amplifier and laser/modulator driver in 0. 18 urn CMOS technology, " in IEEE Journal of Solid-State Circuits, pp. 2138-2146, December, 2003.
10. Behzad Razavi, "Design of integrated circuits for optical communications, " McGraw Hill, 2003.