An OpenMP-based circuit design tool: Customizable bit-width

IEEE Pacific RIM Conference on Communications, Computers, and Signal Processing - Proceedings

Volumn , Issue , 2009, Pages 17-22

  Beatty, Timothy F ^a   Aubanel, Eric E ^a   Kent, Kenneth B ^a  

^a UNIVERSITY OF NEW BRUNSWICK   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC CONVERSION; BENCHMARK TESTS; BIT-WIDTH; CIRCUIT DESIGN TOOLS; COMPLEX HARDWARE; CUSTOMIZABLE; HANDEL-C; HARDWARE DESIGN; HARDWARE IMPLEMENTATIONS; HIGH LEVEL SYNTHESIS; LEVEL OF ABSTRACTION; TRANSISTOR DENSITY;

ABSTRACTING; DESIGN; HARDWARE; SIGNAL PROCESSING;

COMPUTER HARDWARE;

EID: 74049100142     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACRIM.2009.5291405     Document Type: Conference Paper

References (22)

1. th International Symposium on Field Programmable Gate Arrays, pp. 115-124, 2001.
2. Celoxica Inc., HandelC Language Reference Manual, Celoxica Inc., ver. 4, 2005.
3. G. De Micheli, Hardware Synthesis from C/C++ Models, Conf. on Design, Automation and Test in Europe, p. 80, 1999.
4. S. A. Edwards, The Challenges of Hardware Synthesis from C-like Languages, Conference on Design, Automation and Test in Europe, pp. 66-67, 2005.
5. Free Software Foundation Inc., Bison, www.gnu.org/software/bison/manual, ver. 2.3, 2006.
6. Free Software Foundation Inc., Flex, www.gnu.org/software/flex/manual, ver. 2.5, 1998.
7. S. Z. Guyer, D. Jimenez, and C. Lin, The C-Breeze Compiler Infrastructure, Univ. of Texas at Austin, TR-01-43, Nov 2001.
8. T. S. Hall, and K. B. Kent, A Hardware/Software Cospecification Methodology for Multiple Processor Custom Hardware Devices Based on OpenMP, University of New Brunswick, PhD Proposal, March 2008.
9. R. Helaihel, and K. Olukoyun, Java as a Specification Language for Hardware-Software Systems, International Conference on Computer-Aided Design, p. 690, 1997.
10. th Conference on Field Programmable Logic and Applications, p.51-72, 2002.
11. D. E. Knuth, The Art of Computer Programming (3rd Ed.), vol. 2, Addison-Wesley, 1997.
12. Y. Y. Leow, C. Y. Ng, and W. F. Wong, Generating Hardware from OpenMP Programs, IEEE International Conference on Field-Programmable Technology, pp.73-80,2006.
13. J. C. Libby, F. Gharibian, and K. B. Kent, "Automatic Identification of Parallelism in HandelC, 2008 Euromicro Digital System Design Symposium, pp. 660-664, Sept 2008.
14. R. J. Lipton, and D. Lopresti, A Systolic Array for Rapid String Comparison, Chapel Hill Conference on VLSI, pp. 363-376, 1985.
15. B. B. Mandelbrot, The Fractal Geometry of Nature, W.H. Freeman and Company, 1982.
16. S. B. Needleman, and C. D. Wunsch, A General Method Applicable to the Search for Similarities in the Amino Acid Sequence of Two Proteins, Journal of Molecular Biology 48, 443-453, 1970.
17. C. Y. Ng, Translating OpenMP Programs to Hardware via HandelC, National University of Singapore, Hons Thesis, 2006.
18. OpenMP Architecture Review Board, OpenMP Application Program Interface, www.openmp.org, ver. 2.5, 2005.
19. M. O. Rabin, Probabilistic Algorithm for Testing Primality, Journal of Number Theory 12, no. 1, pp. 128-138.
20. B. Schneier, Applied Cryptography 2nd Ed., Wiley, 1996.
21. B. Svensson, and Zain-ul-Abdin, A Study of Design Efficiency with a High-Level Language for FPGAs, International Parallel and Distributed Processing Symposium, pp. 1-7, 2007.
22. T. F. Beatty, E. E. Aubanel, and K. B. Kent, Customizable Bit-width in an OpenMP-based Circuit Design Tool, 17th ACM International Symposium on Field Programmable Gate Arrays 2009, pp. 278, Feb 2009.