|
Volumn , Issue , 2009, Pages 621-628
|
System power distribution network theory and performance with various noise current stimuli including impacts on chip level timing
a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
CAPACITANCE NETWORK;
CHARACTERIZATION TECHNIQUES;
CIRCUIT PARAMETER;
FREQUENCY DOMAINS;
IR DROP;
MEASURED RESULTS;
NOISE CURRENT;
ON CHIPS;
POWER DISTRIBUTION NETWORK;
PRBS PATTERN;
PRODUCT PERFORMANCE;
SWITCHING CURRENTS;
TEST VEHICLE;
TIME DOMAIN;
VOLTAGE NOISE;
VOLTAGE WAVEFORMS;
WORST CASE;
DISTRIBUTED PARAMETER NETWORKS;
ELECTRIC NETWORK ANALYSIS;
INTEGRATED CIRCUITS;
JITTER;
LOGIC CIRCUITS;
RESONANCE;
SWITCHING CIRCUITS;
TIME MEASUREMENT;
TIMING CIRCUITS;
|
EID: 74049094409
PISSN: 08865930
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/CICC.2009.5280742 Document Type: Conference Paper |
Times cited : (36)
|
References (7)
|