메뉴 건너뛰기




Volumn , Issue , 2009, Pages 621-628

System power distribution network theory and performance with various noise current stimuli including impacts on chip level timing

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE NETWORK; CHARACTERIZATION TECHNIQUES; CIRCUIT PARAMETER; FREQUENCY DOMAINS; IR DROP; MEASURED RESULTS; NOISE CURRENT; ON CHIPS; POWER DISTRIBUTION NETWORK; PRBS PATTERN; PRODUCT PERFORMANCE; SWITCHING CURRENTS; TEST VEHICLE; TIME DOMAIN; VOLTAGE NOISE; VOLTAGE WAVEFORMS; WORST CASE;

EID: 74049094409     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2009.5280742     Document Type: Conference Paper
Times cited : (36)

References (7)
  • 2
    • 10444238898 scopus 로고    scopus 로고
    • Chip-Package Resonance in Core Power Supply Structures for a High Power Microprocessor
    • July
    • L.D. Smith, R.E. Anderson, T. Roy, "Chip-Package Resonance in Core Power Supply Structures for a High Power Microprocessor," Proc. Interpack'01 Conference, July 2001.
    • (2001) Proc. Interpack'01 Conference
    • Smith, L.D.1    Anderson, R.E.2    Roy, T.3
  • 3
    • 0035422034 scopus 로고    scopus 로고
    • Mid-Frequency Delta-I Noise Analysis of Complex Computer System Boards with Multiprocessor Modules and Verification by Measurements
    • August
    • B.Garben, M.McAllister, W.Becker, R.French, "Mid-Frequency Delta-I Noise Analysis of Complex Computer System Boards with Multiprocessor Modules and Verification by Measurements," IEEE Transactions on Advance Packaging, Vol. 24, No.3, P294, August 2001.
    • (2001) IEEE Transactions on Advance Packaging , vol.24 , Issue.3
    • Garben, B.1    McAllister, M.2    Becker, W.3    French, R.4
  • 4
    • 84866363125 scopus 로고    scopus 로고
    • Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design
    • H.Hsu, J.Lin, C.Hsu, "Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design," DesignCon 2009.
    • (2009) DesignCon
    • Hsu, H.1    Lin, J.2    Hsu, C.3
  • 5
    • 84866344744 scopus 로고    scopus 로고
    • Worst Case Switching Pattern for Core Noise Analysis
    • W.Cheng, A.Sarkar, S.Lin, J, Zheng, "Worst Case Switching Pattern for Core Noise Analysis," DesignCon 2009.
    • (2009) DesignCon
    • Cheng, W.1    Sarkar, A.2    Lin, S.3    Zheng, J.4
  • 7
    • 0345912381 scopus 로고    scopus 로고
    • Measuring Milliohms and PicoHenrys in Power Distribution Networks
    • I.Novak, Measuring Milliohms and PicoHenrys in Power Distribution Networks," Design Con 2000.
    • (2000) Design Con
    • Novak, I.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.