-
2
-
-
70349300465
-
Temperature sensor design in high volume manufacturing 65 nm CMOS digital process
-
D. Duarte et al., "Temperature sensor design in high volume manufacturing 65 nm CMOS digital process," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2007, pp. 221-224.
-
(2007)
Proc. IEEE Custom Integrated Circuits Conf. (CICC)
, pp. 221-224
-
-
Duarte, D.1
-
3
-
-
31344454872
-
Power and temperature control on a 90-nm Itanium family processor
-
Jan.
-
R. McGowen, C. A. Poirier, and C. Bostak et al., "Power and temperature control on a 90-nm Itanium family processor," IEEE J. Solid-State Circuits, vol.41, no.1, pp. 229-237, Jan. 2006.
-
(2006)
IEEE J. Solid-State Circuits
, vol.41
, Issue.1
, pp. 229-237
-
-
McGowen, R.1
Poirier, C.A.2
Bostak, C.3
-
4
-
-
72949121990
-
A 1.1 V 35 μm × 35 μm thermal sensor with supply voltage sensitivity of 2 °C/10%- supply for thermal management on the SX-9 supercomputer
-
Jun.
-
A 1.1 V 35 μm × 35 μm thermal sensor with supply voltage sensitivity of 2 °C/10%- supply for thermal management on the SX-9 supercomputer," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2008, pp. 152-153.
-
(2008)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 152-153
-
-
Saneyoshi, E.1
-
5
-
-
37549020306
-
System power management support in the IBM POWER6 microprocessor
-
Nov.
-
M. S. Floyd et al., "System power management support in the IBM POWER6 microprocessor," IBM J. Res. Develop., pp. 733-746, Nov. 2007.
-
(2007)
IBM J. Res. Develop.
, pp. 733-746
-
-
Floyd, M.S.1
-
6
-
-
70349283728
-
A 1.05 V 1.6 mW, 0.45 °C 3φ resolution ΔΣ based temperature sensor with parasitic resistance compensation in 32 nm digital CMOS process
-
Y. W. Li, H. Lakdawala, A. Raychowdhury, G. Taylor, and K. Soumyanath, "A 1.05 V 1.6 mW, 0.45 °C 3φ resolution ΔΣ based temperature sensor with parasitic resistance compensation in 32 nm digital CMOS process," in IEEE ISSCC Dig. Tech Papers, 2009, pp. 340-341.
-
(2009)
IEEE ISSCC Dig. Tech Papers
, pp. 340-341
-
-
Li, Y.W.1
Lakdawala, H.2
Raychowdhury, A.3
Taylor, G.4
Soumyanath, K.5
-
8
-
-
29044447504
-
A CMOS smart temperature sensor with a 3φ inaccuracy of 0.1 °C from-55 °C to 125 °C
-
Dec.
-
M. A. P. Pertijs et al., "A CMOS smart temperature sensor with a 3φ inaccuracy of 0.1 °C from-55 °C to 125 °C," J. Solid-State Circuits, vol.40, pp. 2805-2815, 12, Dec. 2005.
-
(2005)
J. Solid-State Circuits
, vol.40
, Issue.12
, pp. 2805-2815
-
-
Pertijs, M.A.P.1
-
9
-
-
2542493062
-
Precision temperature measurement using CMOS substrate PNP transistors
-
Jun.
-
M. A. P. Pertijs et al., "Precision temperature measurement using CMOS substrate PNP transistors," IEEE J. Solid-State Circuits, vol.4, no.3, pp. 294-300, Jun. 2004.
-
(2004)
IEEE J. Solid-State Circuits
, vol.4
, Issue.3
, pp. 294-300
-
-
Pertijs, M.A.P.1
-
11
-
-
0030286542
-
Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization
-
Nov.
-
C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, pp. 1584-1614, Nov. 1996.
-
(1996)
Proc. IEEE
, pp. 1584-1614
-
-
Enz, C.C.1
Temes, G.C.2
-
12
-
-
0030188998
-
Micropower CMOS temperature sensor with digital output
-
Jul.
-
A. Bakker and J. H. Huijsing, "Micropower CMOS temperature sensor with digital output," IEEE J. Solid-State Circuits, vol.31, no.7, pp. 933-937, Jul. 1996.
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, Issue.7
, pp. 933-937
-
-
Bakker, A.1
Huijsing, J.H.2
-
15
-
-
51749083259
-
Sigma delta ADC with accurate dynamic reference for temperature sensing and voltage monitoring
-
May
-
N. Saputra, M. A. P. Pertijs, K. A. A. Makinwa, and J. H. Huijsing, "Sigma delta ADC with accurate dynamic reference for temperature sensing and voltage monitoring," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'08), May 2008, pp. 1208-1211.
-
(2008)
Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'08)
, pp. 1208-1211
-
-
Saputra, N.1
Pertijs, M.A.P.2
Makinwa, K.A.A.3
Huijsing, J.H.4
-
16
-
-
66649124356
-
Managing process variation in Intel's 45 nm CMOS technology
-
Jun.
-
K. Kuhn and C. Kenyon et al., "Managing process variation in Intel's 45 nm CMOS technology," Intel Technol. J., pp. 93-110, Jun. 2008.
-
(2008)
Intel Technol. J.
, pp. 93-110
-
-
Kuhn, K.1
Kenyon, C.2
-
17
-
-
0024645333
-
A noise-shaping coder topology for 15+ bit converters
-
Apr.
-
L. R. Carley, "A noise-shaping coder topology for 15+ bit converters," IEEE J. Solid-State Circuits, vol.SC-24, pp. 267-273, Apr. 1989.
-
(1989)
IEEE J. Solid-State Circuits
, vol.24 SC
, pp. 267-273
-
-
Carley, L.R.1
-
18
-
-
0025568946
-
A fast-settling CMOS op amp for SC circuits with 90-dB DC gain
-
Dec.
-
K. Bult and G. Geelen, "A fast-settling CMOS op amp for SC circuits with 90-dB DC gain," IEEE J. Solid-State Circuits, vol.25, no.6, pp. 1379-1384, Dec. 1990.
-
(1990)
IEEE J. Solid-State Circuits
, vol.25
, Issue.6
, pp. 1379-1384
-
-
Bult, K.1
Geelen, G.2
-
20
-
-
0003573558
-
-
New York:Wiley-IEEE Press
-
S. R. Norsworthy, R. Schreier,G. C. Temes, and C. Gabor, Delta-Sigma Data Converters: Theory, Design, and Simulation. New York:Wiley- IEEE Press, 1996.
-
(1996)
Delta-Sigma Data Converters: Theory, Design, and Simulation
-
-
Norsworthy, S.R.1
Schreier, R.2
Temes, G.C.3
Gabor, C.4
-
21
-
-
0024124005
-
The design of sigma-delta modulation analog-to-digital converters
-
Dec.
-
B. E. Boser and B. A.Wooley, "The design of sigma- delta modulation analog-to-digital converters," IEEE J. Solid-State Circuits, vol.SC-23, pp. 1298-1308, Dec. 1988.
-
(1988)
IEEE J. Solid-State Circuits
, vol.23 SC
, pp. 1298-1308
-
-
Boser, B.E.1
Wooley, B.A.2
|