Digital current controller for a 1 MHz, 10 kW three-phase VIENNA rectifier

IEEE Transactions on Power Electronics

Volumn 24, Issue 11, 2009, Pages 2496-2508

  Hartmann, Michael ^a   Round, Simon D ^b   Ertl, Hans ^c   Kolar, Johann W ^a  

^a ETH ZURICH   (Switzerland)

^b ABB SWITZERLAND LTD   (Switzerland)

^c VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

AC DCpower conversion; Current control; Digital control; Field programmable gate arrays (FPGAs); Power factor correction (PFC)

Indexed keywords

CONTROL CONCEPT; CONVERTER SYSTEM; CURRENT CONTROL; CURRENT CONTROLLER; DATA SAMPLING; DATA TRANSMISSION; DIGITAL CONTROL; FPGA IMPLEMENTATIONS; HIGH RESOLUTION; HIGH-SPEED; LOW VOLTAGE DIFFERENTIAL SIGNALING; MULTIPLIER BLOCKS; NUMERICAL DATA; POWER DENSITIES; POWER FACTOR CORRECTIONS; PULSE PATTERN; SIGNAL CHAINS; THREE-PHASE RECTIFIERS; TOTAL HARMONIC DISTORTIONS; VIENNA RECTIFIERS;

AC GENERATOR MOTORS; CONTROLLERS; DATA PROCESSING; DC MOTORS; DIGITAL CONTROL SYSTEMS; ELECTRIC CURRENT CONTROL; ELECTRIC POWER FACTOR CORRECTION; ELECTRIC POWER SUPPLIES TO APPARATUS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INDUCTION MOTORS; LOGIC GATES; MICROPROCESSOR CHIPS; PHASE INTERFACES; POWER CONVERTERS; RECTIFYING CIRCUITS; SWITCHING FREQUENCY;

ELECTRIC RECTIFIERS;

EID: 72949108910     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2009.2031437     Document Type: Article

References (38)

1. J. W. Kolar and F. C. Zach, "A novel three-phase utility interface minimizing line current harmonics of high-power telecommunications rectifier modules," IEEE Trans. Ind. Appl., vol.44, no.4, pp. 456-467, Aug. 1997.
2. G. Gong, M. L. Heldwein, U. Drofenik, J. Miniboeck, K. Mino, and J. W. Kolar, "Comparative evaluation of three-phase high-power-factor AC-DCconverter concepts for application in futuremore electric aircraft," IEEE Trans. Ind. Electron., vol.52, no.3, pp. 727-737, Jun. 2005.
3. C. R. Avery, S. G. Burrow, and P. H. Mellor, "Electrical generation and distribution for the more electric aircraft," in Proc. 42nd Int. Univ. Power Eng. Conf. (UPEC 2007), Sep. 4-6, pp. 1007-1012.
4. J. Miniboeck and J. W. Kolar, "Novel concept for mains voltage proportional input current shaping of a VIENNA rectifier eliminating controller multipliers," IEEE Trans. Ind. Electron., vol.52, no.1, pp. 162-170, Feb. 2005.
5. U. Drofenik and J. W. Kolar, "Comparison of not synchronized sawtooth carrier and synchronized triangular carrier phase current control for the VIENNA rectifier I," in Proc. IEEE Int. Symp. Ind. Electron. (ISIE 1999), Bled, Slovenia, vol.1, pp. 13-19.
6. P. Karutz, S. D. Round, M. L. Heldwein, and J. W. Kolar, "Ultra compact three-phase PWM rectifier," in Proc. 22nd Annu. IEEE Appl. Power Electron. Conf. (APEC 2007), Feb. 25-Mar. 1, pp. 816-822.
7. Z. Z. Ye and M. M. Jovanovic, "Implementation and performance evaluation of DSP-based control for constant-frequency discontinuousconduction- mode boost PFC front end," IEEE Trans. Ind. Electron., vol.52, no.1, pp. 98-107, Feb. 2005.
8. K. D. Gusseme, D.M. V. de Sype, and J. A. A. Melkebeek, "Design issues for digital control of boost power factor correction converters," in Proc. 2002 IEEE Int. Symp. Ind. Electron. (ISIE 2002), vol.3, pp. 731-736.
9. K. de Gusseme, D. M. Van de Sype, A. P. M. Van den Bossche, and J. A. Melkebeek, "Digitally controlled boost power-factor-correction converters operating in both continuous and discontinuous conduction mode," IEEE Trans. Ind. Electron., vol.52, no.1, pp. 88-97, Feb. 2005.
10. A. Prodic, C. Jingquan, D. Maksimovic, and R.W. Erickson, "Self-tuning digitally controlled low-harmonic rectifier having fast dynamic response," IEEE Trans. Power Electron., vol.18, no.1, pp. 420-428, Jan. 2003.
11. V. M. Rao, A. K. Jain, K. K. Reddy, and A. Behal, "Experimental comparison of digital implementations of single-phase PFC controllers," IEEE Trans. Ind. Electron., vol.55, no.1, pp. 67-78, Jan. 2008.
12. S. Buso and P. Mattavelli, Digital Control in Power Electronics. San Rafael, CA: Morgan & Claypool, 2006.
13. D. M. Van de Sype, K. de Gusseme, A. P. M. Van den Bossche, and J. A. Melkebeek, "Duty-ratio feedforward for digitally controlled boost PFC converters," IEEE Trans. Ind. Electron., vol.52, no.1, pp. 108-115, Feb. 2005.
14. J. Zhou et al., "Novel sampling algorithm for DSP controlled 2 kW PFC converter," IEEE Trans. Power Electron., vol.16, no.2, pp. 217-222, Mar 2001.
15. L. W. Merfert, "Stored-duty-ratio control for power factor correction," in Proc. 14th Annu. Appl. Power Electron. Conf. (APEC 1999), Mar. 14-18, vol.2, pp. 1123-1129.
16. W. Zhang, G. Feng,Y.-F.Liu, and B.Wu, "Adigital power factor correction (PFC) control strategy optimized for DSP," IEEE Trans. Power Electron., vol.19, no.6, pp. 1474-1485, Nov. 2004.
17. A. de Castro, P. Zumel, O. Garcia, T. Riesgo, and J. Uceda, "Concurrent and simple digital controller of an AC/DC converter with power factor correction based on an FPGA," IEEE Trans. Power Electron., vol.18, no.1, pp. 334-343, Jan. 2003.
18. Y. F. Chan, M. Moallem, and W.Wang, "Efficient implementation of PID control algorithm using FPGA technology," in Proc. 43rd IEEE Conf. Decis. Control, 2004, Dec. 14-17, vol.5, pp. 4885-4890.
19. W. Zhang, Y.-F. Liu, and B. Wu, "A new duty cycle control strategy for power factor correction and FPGA implementation," IEEE Trans. Power Electron., vol.21, no.6, pp. 1745-1753, Nov. 2006.
20. B. J. Patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-frequency digital PWM controller IC for DC-DC converters," IEEE Trans. Power Electron., vol.18, no.1, pp. 438-446, Jan. 2003.
21. A. P. Dancy and A. P. Chandrakasan, "Ultra low power control circuits for PWM converters," in Proc. 28th Annu. IEEE Power Electron. Spec. Conf. (PESC 1997), Jun. 22-27, vol.1, pp. 21-27.
22. E. O'Malley and K. Rinne, "A programmable digital pulse width modulator providing versatile pulse patterns and supporting switching frequencies beyond 15 MHz," in Proc. 19th Annu. IEEE Appl. Power Electron. Conf. (APEC 2004), vol.1, pp. 53-59.
23. R. F. Foley, R. C. Kavanagh, W. P. Marnane, and M. G. Egan, "An areaefficient digital pulsewidth modulation architecture suitable for FPGA implementation," in Proc. 20th IEEE Annu. Appl. Power Electron. Conf. (APEC 2005), Mar. 6-10, vol.3, pp. 1412-1418.
24. A. de Castro, G. Sutter, S. C. Huerta, and J. A. Cobos, "High resolution pulse width modulators in FPGA," in Proc. 3rd Southern Conf. Programmable Logic (SPL 2007), Feb. 28-26, pp. 137-142.
25. E. Koutroulis, A. Dollas, and K. Kalaitzakis, "High-frequency pulse width modulation implementation using FPGA and CPLD ICs," J. Syst. Archit., vol.52, pp. 332-344, 2006.
26. Y. Qiu, J. Li, M. Xu, D. S. Ha, and F. C. Lee, "Proposed DPWM scheme with improved resolution for switching power converters," in Proc. 22nd Annu. IEEE Appl. Power Electron. Conf. (APEC 2007), Feb. 25-Mar. 1, pp. 1588-1593.
27. L. Dalessandro, N. Karrer, and J. W. Kolar, "High-performance planar isolated current sensor for power electronics applications," IEEE Trans. Power Electron., vol.22, no.5, pp. 1682-1692, Sep. 2007.
28. G. Laimer and J. W. Kolar, "Design and experimental analysis of a DC to 1 MHz closed loop magnetoresistive current sensor," in Proc. 20th Annu. IEEE Appl. Power Electron. Conf. (APEC 2005), Mar., vol.2, pp. 1288- 1292.
29. R. D. Middlebrook, "Predicting modulator phase lag in PWM converter feedback loops," presented at Powercon 8, Dallas, TX, Apr. 27-30, 1981, Paper H-4.
30. National Semiconductor. (2008). LVDS owner's manual, 4th ed. [Online] Available: www.national.com/lvds
31. Y. Duan and H. Jin, "Digital controller design for switchmode power converters," in Proc. 14th Annu. IEEE Appl. Power Electron. Conf. (APEC 1999), Mar. 14-18, vol.2, pp. 967-973.
32. D. M. V. de Sype, K. D. Gusseme, A. P. V. den Bossche, and J. A. Melkebeek, "Small-signal Laplace-domain analysis of uniformly-sampled pulse-width modulators," in Proc. 35th Annu. IEEE Power Electron. Spec. Conf. (PESC 2004), Jun. 20-25, vol.6, pp. 4292-4298.
33. D. M. V. de Sype, K. D. Gusseme, A. R. V. den Bossche, and J. A. Melkebeek, "Small-signal z-domain analysis of digitally controlled converters," in Proc. 35th Annu. IEEE Power Electron. Spec. Conf. (PESC 2004, Jun. 20-25, vol. 6, pp. 4299-4305.
34. J. W. Kolar, U. Drofenik, and F. C. Zach, "Current handling capability of the neutral point of a three-phase/switch/level boost-type PWM (VIENNA) rectifier," in Proc. 27th Annu. IEEE Power Electron. Spec. Conf. (PESC 1996), Jun. 23-27, vol.2, pp. 1329-1336.
35. L. Lorenz, G. Deboy, and I. Zverev, "Matched pair of CoolMOS transistor with SiC-Schottky diode-Advantages in application," IEEE Trans. Ind. Appl., vol.40, no.5, pp. 1265-1272, Sep./Oct. 2004.
36. S. D. Round, P. Karutz, M. L. Heldwein, and J. W. Kolar, "Towards a 30 kW/liter, three-phase unity power factor rectifier," in Proc. Power Convers. Conf. (PCC 2007), Nagoya, Japan, Apr. 2-5, pp. 1251-1259.
37. P. Ide, F. Schafmeister,N. Frohleke, andH.Grotstollen, "Enhanced control scheme for three-phase three-level rectifiers at partial load," IEEE Trans. Ind. Electron., vol.52, no.3, pp. 719-726, Jun. 2005.
38. A Virtex-4 and Virtex-5 FPGA Interface for Texas Instruments Analog-to- Digital Converters, Xilinx Application Note XAPP866, Xilinx, San Jose, CA. (2007, Jul. 10). [Online]. Available: www.xilinx.com