A 30-MHz, 90-ppm/°C fully-integrated clock reference generator with frequency-locked loop

ESSCIRC 2009 - Proceedings of the 35th European Solid-State Circuits Conference

Volumn , Issue , 2009, Pages 392-395

  Ueno, Ken ^a   Asai, Tetsuya ^a   Amemiya, Yoshihito ^a  

^a HOKKAIDO UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK GENERATOR; CMOS TECHNOLOGY; FREQUENCY-LOCKED-LOOP; LINE REGULATION; MEMS OSCILLATORS; ON-CHIP REFERENCES; POWER DISSIPATION; QUARTZ RESONATORS; REFERENCE GENERATOR; TEMPERATURE COEFFICIENT; WIDE FREQUENCY RANGE;

CMOS INTEGRATED CIRCUITS; ELECTRIC CLOCKS; FREQUENCY CONVERTER CIRCUITS; OXIDE MINERALS; QUARTZ;

RESONANT CIRCUITS;

EID: 72849135406     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2009.5325940     Document Type: Conference Paper

References (8)

1. M. S. Mccorquodale, S. M. Pernia, J. D O'Day, G. Carichner, E. Marsman, N. Nguyen, S. Kubba, S. Nguyen, J. Kuhn, R. B. Brown, "A 0.5-to-480MHz Self-Referenced CMOS Clock Generator with 90ppm Total Frequency Error and Spread-Spectrum Capability," ISSCC Dig. Tech. Papers, pp. 350-351, 2008.
2. V. D. Smedt, P. D. Wit, W. Vereecken, M. Steyaert, "A fully-integrated Winebridge topology for ultra-low-power 86ppm/°C 65nm CMOS 6MHz clock reference with amplitude regulation," Proc. of the 34th European Solid-State Circuits Conference (ESSCIRC), pp. 394-397, 2008.
3. K. Sundaresan, P. E. Allen, F. Ayazi, "Process and Temperature Compensation in a 7-MHz CMOS Clock Oscillator," IEEE Journal of Solid-State Circuits, vol. 41, no, 2, pp. 433-442, 2006.
4. F. Nabki, M. N. El-Gamal, "A High Gain-Bandwidth Product Transim-peadance Amplifier for MEMS-Based Oscillators," Proc. of the 34th European Solid-State Circuits Conference (ESSCIRC), pp. 454-457, 2008.
5. K. Choe, O. D. Bernal, D. Nuttman, M. Je, "A Precision Relaxation Oscillator with a Self-Clocked Offset-Cancellation Scheme for Implantable Biomedical SoCs," ISSCC Dig. Tech. Papers, pp. 402-403, 2009.
6. Y. Tokunaga, S. Sakiyama, A. Matsumoto, S. Dosho, "An On-chip CMOS Relaxation Oscillator with Power Averaging Feedback Using a Reference Proportional to Supply Voltage," ISSCC Dig. Tech. Papers, pp. 404-405, 2009.
7. P. F. J. Geraedts, E. v. Tuiji, E. A. M. Klumperink, G. J. M. Wienk, B. Nauta, "A 90μW 12MHz Relaxation Oscillator with a -162dB FOM," ISSCC Dig. Tech. Papers, pp. 348-349, 2008.
8. B.H. Calhoun, A. Wang, A. Chandrakasan, "Modeling and sizing for minimum energy operation in subthreshold circuits," IEEE J. Solid-State Circuits, vol. 40, no.9, pp. 1778-1786, 2005.