Process and temperature compensation in a 7-MHz CMOS clock oscillator

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 2, 2006, Pages 433-441

  Sundaresan, Krishnakumar ^a,b   Allen, Phillip E ^a   Ayazi, Farrokh ^a,c,d  

^a IEEE   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^c GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^d School of Electrical and Computer Engineering   (United States)

Author keywords

Process compensation; Ring oscillators; Temperature compensation

Indexed keywords

PROCESS COMPENSATION; RING OSCILLATORS; TEMPERATURE COMPENSATION;

CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; FREQUENCIES; MICROCONTROLLERS; POWER SUPPLY CIRCUITS; TEMPERATURE DISTRIBUTION;

OSCILLATORS (MECHANICAL);

EID: 31644444370     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.863149     Document Type: Article

References (14)

1. K. Kurita, T. Hotta, T. Nakano, and N. Kitamura, "PLL-based BiCMOS on-chip clock generator for very high speed microprocessor," IEEE J. Solid-State Cil-cuits, vol. 26, no. 4, pp. 585-589, Apr. 1991.
2. K. Sato, T. Sase, H. Sato, I. Ikushima, and S. Kojima, "A low power 128-MHz VCO for monolithic PLLs," IEEE J. Solid-Statt Circuits, vol. 23, no. 4, pp. 474-479, Apr. 1988.
3. B. L. Barranco, A. R. Vazquez, E. S. Sinencio, and J. L. Huertas, "Frequency tuning loop for VCOs," in Proc. IEEE Im. Symp. Circuits Syst. (ISCAS), Jun. 1991, pp. 2617-2620.
4. H. Chen, E. Lee, and R. Geiger, "A 2 GHz VCO with process and temperature compensation," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 1999, pp. 569-572.
5. Y.-S. Shyu and J.-C. Wu, "A process and temperature compensated ring oscillator," in Proc. Asia Pacific Conf. ASICs, Aug. 1999, pp. 283-286.
6. K. Sundaresan, K. C. Brouse, K. U. Yen, F. Ayazi, and P. E. Allen, "A 7-MHz process, temperature and supply compensated clock oscillator in 0.25 μm CMOS," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), vol. 1, May 2003, pp. 693-696.
7. D. Foty, MOSFET Modeling with Spice: Principles and Practice. Upper Saddle River, NJ: Prentice Hall PTR, 1997.
8. M.-T. Tan, J. S. Chang, and Y.-T. long, "A process-independent threshold voltage inverter-comparator for pulsewidth modulation applications," in Proc. IEEE Int. Conf. Electronics, Circuits Syst. (ICECS), Sep. 1999, pp. 1201-1204.
9. J. G. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1723-1732, Nov. 1996.
10. R. F. Pierret, Semiconductor Device Fundamentals. Reading, MA : Addison-Wesley, 1996.
11. P. E. Allen and D. Holberg, CMOS Analog Circuit Design. New York: Oxford Univ. Press, 2002.
12. C. Hu et al., BSIM 3.3.2 Users' Manual. Berkeley, CA: Univ. California, 1999.
13. F. Svelto, P. Erratico, S. Manzini, and R. Castello, "A metal-oxide-semiconductor varactor," IEEE Electron Device Lett., vol. 20, no. 4, pp. 164-166, Apr. 1999.
14. P. R. Gray, R. G. Meyer, P. J. Hurst, and S. H. Lewis, Analysis and Design of Analog Integrated Circuits. Hoboken, NJ: Wiley, 2001.