A discrete dynamic voltage and frequency scaling algorithm based on task graph unrolling for multiprocessor system

International Conference on Scalable Computing and Communications - The 8th International Conference on Embedded Computing, ScalCom-EmbeddedCom 2009

Volumn , Issue , 2009, Pages 3-8

  Liu, Shaobo ^a   Qiu, Meikang ^b  

^a State University of New York at Binghamton   (United States)

^b UNO College of Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DISCRETE DYNAMICS; EXECUTION TIME; MULTI PROCESSOR SYSTEMS; MULTIPLE TASKS; OPERATING FREQUENCY; POWER EFFICIENCY; TASK GRAPH;

COMPUTER SCIENCE; ENERGY DISSIPATION; MULTIPROCESSING SYSTEMS;

ALGORITHMS;

EID: 72449121376     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EmbeddedCom-ScalCom.2009.11     Document Type: Conference Paper

References (16)

1. M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for reduced CPU energy," In Proc. USENIX Symposium on Operating Systems Design and Implementation (OSDI), pages 13-23, 1994
2. T.D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, "A Dynamic Voltage Scaled Microprocessor System," IEEE Journal of Solid-State Circuits, 35(11):1571-1580, Nov. 2000.
3. N.K.Jha, "Low-power system scheduling, synthesis and displays," In Proc. IEE, 2005
4. I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M. B. srivastava. "Power Optimization of Variable-Voltage Core-Based systems," IEEE Trans. On Computer-Aided Design, 18(12):1702-1714, Dec 1999.
5. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," in IEEE symposium on Foundations of Comp. Science, Pages 374-382, 1995.
6. J. Luo and N. K. Jha, "Static and dynamic variable voltage scheduling algorithms for real-time heterogeneous distributed embedded systems," In Proc. Of Int. Conf. on VLSI Design, pp.719-726, 2002
7. M.T. Schmitz and B. M. Al-Hashimi, "Considering power variations of DVS processing elements for energy minimization in distributed systems," In Proc. Of Int. Symp. On System Synthesis, pp.250-255, 2001
8. Y. Zhang, X. Hu, and D. Z. Chen, "Task scheduling and voltage selection for energy minimization," In Proc. Of Design Automation Conference, pp.183-188, 2002.
9. Luo, J., and Jha, N. K., "Power-profile driven variable voltage scaling for heterogeneioius distributed real-time embedded system," In Proc. Int. Conf. VLSI Design, Jan 2003
10. K. Srinivasan and K. Chatha, "An ILP Formulation for System Level Throughout and Power Optimization in Multiprocessor SoC Architectures," In Proc. Of Int. Conf. on VLSI Design, Jan 2004.
11. W. Chuang, S. Sapatnekar, and I. Hajj, "Delay and area optimization for discrete gate sizes under double-sided timing constraints," CICC'93, pp.9.4.1-9.4.4
12. P. Chretienne, E. G. Coffman, J. K. Lenstra, and Z. Liu, "Scheduling Theory and its Applications," John Wiley & Sons, 1995
13. R. P. Dick, D. L. Rhodes, and W. Wolf, "TGFF: Task graphs for free," Proc. of Int. Workshop Hardware/Software Codesign, pp. 97-101, Mar. 1998.
14. S. Liu, Q. Qiu, Q. Wu, "Energy Aware Dynamic Voltage and Frequency Selection for Real-Time Systems with Energy Harvesting", In Proc. of DATE 2008, 236-241.
15. C. Xian, Y. Lu, Z. Li, "Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time", In Proc. of DAC 2007: 664-669
16. S. Liu, Q. Wu and Q. Qiu, "An Adaptive Scheduling and Voltage/Frequency Selection Algorithm for Realtime Energy Harvesting Systems", In Proc. of DAC, 2009