Energy-aware source-to-source transformations for a VLIW DSP processor

Proceedings of the International Conference on Microelectronics, ICM

Volumn 2005, Issue , 2005, Pages 133-138

  Zafar, Naeem ^a   Rupp, Markus ^a  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

Low energy; Source to Source (StS) transformation; VLIW

Indexed keywords

ENERGY EFFICIENCY; LOGIC DESIGN; OPTIMIZATION; VLSI CIRCUITS;

ENERGY MACROMODELING; ENERGY OPTIMIZATION; PROGRAM MEASUREMENT; SOURCE-TO-SOURCE TRANSFORMATIONS;

PROGRAM PROCESSORS;

EID: 33847130088     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICM.2005.1590054     Document Type: Conference Paper

References (22)

1. W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "The design and use of SimplePower: A cycle-accurate energy estimation tool," Proc. of the Annual ACM IEEE Design Automation Conference, pp. 340-345, June 2000.
2. H. Mehta, R. M. Owens, and M. J. Irwin, "Instruction level power profiling, " Proc. of the International Conference on Acoustics, Speech and Signal Processing, 1996.
3. R. Y. Chen, M. J. Irwin, and R. S. Bajwa, "An architectural level power estimator," Proc. of the Power-Driven Microarchitecture Workshop, 1998.
4. N. Chang, K.-H. Kim, and H. G. Lee "Cycle-accurate energy consumption measurement and analysis: Case study of ARM7TDMI," Proc. of the International Symposium on Low Power Electronics and Design, pp. 185-190, July 2000.
5. B. Klass, D. E. Thomas, H. Schmit, and D. F. Nagle, "Modeling inter-instruction energy effects in a digital signal processor," Proc. of the Power-Driven Microarchitecture Workshop, June 1998.
6. H. Mehta. R. Owens, M. Trwin. R. Chen. and D. Ghosh, "Techniques for Low Energy Software," Proc. of the ISLPED, pp. 72-75, 1987.
7. O. Esakkimuthu. N. Vijaykriehnan. M. Kandemir, M. Irwin, "Memory system energy: influence of hardware-software optimizations," Proc. of the ISLPED, pp. 244-246, 2000.
8. Y. Li and J. Henkel, "A Framework for Estimating and Minimising Energy Dissipation of Embedded HW/SW Systems," Proc. of the Design Automation Conference, pp. 188-193, 1997.
9. F. Cathoor. S. Wuytack. E. De Greef. F. Balaaa. L. Nachtergaele. and A. Vandecappelle, "Custom Memory Management Methodology: Exploration of Memory Organization for embedded Multimedia System Design," Proc. of the Kluwer, 1998.
10. V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software: A First step towards software power minimization," Proc. of the IEEE Transactions on VLSI Systems, vol. 2(4), pp. 437-445, Dec. 1994.
11. M.Lee, V.Tiwari, S.Malik, M.Fujita, "Power Analysis and Minimization Techniques for Embedded DSP Software," Proc. of the IEEE Trans on VLSI Design, pp.123-135, March 1997.
12. C.Gebotys, R.Gebotys, "Statistically based prediction of power dissipation for complex embedded DSP processors," Microprocessors and Microsystems Journal, vol. 23, pp. 135-144, 1999.
13. C.L.Su, C.Y.Tsui, A.M.Despain, "Saving power in the control path of embedded processors," Proc. of the IEEE Design and Test Comp, pp.24-30, Dec. 1994.
14. TM1300 Data Book, Philips Electronic, North America Corporation, pp. 3.1-3.16, Oct 1999.
15. J. T. Russell and M. F. Jacome, "Software power estimation and optimization for high performance, 32-bit embedded processors," Proc. of the International Conference on Computer Design, Oct. 1998.
16. C. Gebotys, R. Gebotys, and S. Wiratunga, "Power minimization derived from architectural-usage of VLIW processors," Proc. of the Annual ACM IEEE Design Automation Conference, pp. 308-311, June 2000.
17. C. H. Gebotys, R. J. Gebotys, "An empirical comparison of algorithmic, instruction, and architectural power prediction models for high performance embedded DSP processors," Proc. of the International Symposium on Low Power Electronics and Design, 1998.
18. C. Brandolese, W. Fornaciari, F. Salice, and D. Sciuto. "An instruction-level functionality-based energy estimation model for 32-bits microprocessors," Proc. of the Annual ACM IEEE Design Automation Conference, pp. 346-351, June 2000.
19. M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, "Instruction-level power estimation for embedded VLIW cores," Proc. of the International Conference on Hardware/Software Codesign," pp. 34-38, May 2000.
20. V.Tiwari, S.Malik, A.Wolfe, "Compilation techniques for low energy," Proc. of the ISLPED, Oct 1994.
21. David B. Loveman, "Program improvement by source to source transformation," Proc. of the Annual ACM SIGACT-SIGPLAN symposium on Principles on programming languages, pp. 140-152, 1976.
22. M.S. Lam, E.E. Rothbcrg. and M.E. Wolf, "The Cache Performance and Optimizations of Blocked Algorithms," Proc. of the ASPLOS, pp. 63-74. 1991.