Tight WCRT analysis of synchronous C programs

Embedded Systems Week 2009 - 2009 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES'09

Volumn , Issue , 2009, Pages 205-214

  Roop, Partha S ^a   Andalam, Sidharta ^a   Von Hanxleden, Reinhard ^b   Yuan, Simon ^a   Traulsen, Claus ^b  

^a UNIVERSITY OF AUCKLAND   (New Zealand)

^b UNIVERSITY OF KIEL   (Germany)

Author keywords

Model checking; Precision timed machines; Static timing analysis; Synchronous languages

Indexed keywords

ACCURATE ESTIMATION; C PROGRAMS; COMPILE TIME; ESTEREL; GENERIC APPROACH; INTERMEDIATE FORMATS; INTERMEDIATE REPRESENTATIONS; MODEL CHECKER; REACTION TIME; STATIC TIMING ANALYSIS; SYNCHRONOUS LANGUAGES; SYNCHRONOUS PROGRAM; TIMING FAULT; WORST CASE; WORST-CASE EXECUTION TIME ANALYSIS;

EMBEDDED SYSTEMS; LINGUISTICS; PROGRAM COMPILERS; QUERY LANGUAGES; TIME MEASUREMENT;

MODEL CHECKING;

EID: 72049128371     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1629395.1629424     Document Type: Conference Paper

References (24)

1. UPPAAL tool. www.uppaal.com. last accessed on 29.4.09.
2. R. Alur and D. L. Dill. A theory of timed automata. Theoretical Computer Science, 126:183-235, 1994.
3. S. Andalam, P. Roop, A. Girault, and C. Traulsen. PRET-C: A new language for programming precision timed architectures. Technical Report 6922, INRIA Grenoble Rhône-Alpes, http://hal.inria.fr/inria-00391621/fr/, 2009.
4. G. R. Andrews. Concurrent Programming: Principles and Practice. Benjamin/Cummings, 1991.
5. M. Boldt, C. Traulsen, and R. von Hanxleden. Worst case reaction time analysis of concurrent reactive programs. Electronic Notes in Theoretical Computer Science, 203(4):65-79, June 2008.
6. F. Boussinot. Reactive C: An extension of C to program reactive systems. In SOFTWARE PRACTICE AND EXPERIENCE, VOL. 21(4), 401-428, APRIL 1991.
7. E. M. Clarke, O. Grumberg, and D. Peled. Model Checking. MIT Press, 2000.
8. S. A. Edwards. Estbench Esterel benchmark suite. http://www1.cs.columbia. edu/ sedwards/software/estbench-1.0.tar.gz.
9. S. A. Edwards and E. A. Lee. The case for the precision timed (PRET) machine. In Proceedings of the 44th DAC, pages 264-265, June 2007.
10. L. Ju, B. K. Huynh, A. Roychoudhury, and S. Chakraborty. Performance debugging of Esterel specifications. In CODES+ISSS, pages 173-178, 2008.
11. F. Laroussinie, N. Markey, and P. Schnoebelen. Model checking timed automata with one or two clocks. In CONCUR, pages 387-401, 2004.
12. L. Lavagno and E. Sentovich. ECL: A specification environment for system-level design. In Proceedings of Design Automation Conference (DAC), New Orleans, June 1999.
13. X. Li, M. Boldt, and R. von Hanxleden. Mapping Esterel onto a multi-threaded embedded processor. SIGARCH Comput. Archit. News, 34(5):303-314, 2006.
14. B. Lickly, I. Liu, S. Kim, H. D. Patel, S. A. Edwards, and E. A. Lee. Predictable programming on a precision timed architecture. In In Proceedings of International Conference on Compilers, Architecture, and Synthesis from Embedded Systems (CASES), October 2008.
15. G. Logothetis, K. Schneider, and C. Metzler. Generating formal models for real-time verification by exact low-level runtime analysis of synchronous programs. In RTSS, pages 256-264, Cancun, Mexico, 2003. IEEE Computer Society.
16. M. Mendler, R. von Hanxleden, and C. Traulsen. WCRT algebra and interfaces for Esterel-style synchronous processing. In Proceedings of the Design, Automation and Test in Europe (DATE'09), Nice, France, April 2009.
17. A. Metzner. Why model checking can improve WCET analysis. In CAV, volume LNCS-3114, pages 334-347, 2004.
18. R. Milner. Communication and Concurrency. Prentice Hall, 1989.
19. P. S. Roop, Z. Salcic, and M. W. S. Dayaratne. Towards direct execution of Esterel programs on reactive processors. In 4th ACM EMSOFT, 2004.
20. R. Sinha, P. S. Roop, S. Basu, and Z. Salcic. Multiclock SoC design using protocol conversion. In Design Automation and Test in Europe (DATE), 2009.
21. F. Vahid and T. Givargis. Embedded System Design. John Wiley and Sons, 2002.
22. R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaut, P. Puschner, J. Staschulat, and P. Stenström. The worst-case execution-time problem-overview of methods and survey of tools. Trans. on Embedded Computing Sys., 7(3):1-53, 2008.
23. Xilinx. Microblaze Processor Reference Guide, 2008.
24. S. Yuan, L. H. Yoong, S. Andalam, P. S. Roop, and Z. Salcic. A new multithreaded architecture supporting direct execution of Esterel. EURASIP Journal on Embedded Systems, 2009:Article ID 610891, 19 pages, 2009. doi:10.1155/2009/610891.