Multi-clock SoC design using protocol conversion

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 123-128

  Sinha, Roopak ^a   Roop, Partha S ^a   Basu, Samik ^b   Salcic, Zoran ^a  

^a UNIVERSITY OF AUCKLAND   (New Zealand)

^b IOWA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; CLOCKS; SYSTEM-ON-CHIP;

AUTOMATED DESIGN; CORRECT-BY-CONSTRUCTION; PROTOCOL CONVERSION; SOC DESIGNS; SOC-DESIGN PROBLEM; SYSTEM-LEVEL SPECIFICATIONS;

INTEGRATED CIRCUIT DESIGN;

EID: 70549085073     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2009.5090644     Document Type: Conference Paper

References (12)

1. R. Passerone, L. de Alfaro, T. A. Henzinger, and A. L. Sangiovanni-Vincentelli, "Convertibility verification and converter synthesis: Two faces of the same coin," in ICCAD, 2002, pp. 132-139.
2. R. Sinha, P. S. Roop, S. Basu, and Z. Salcic, ''A module checking based converter synthesis approach for socs," in VLSI Design Conference. IEEE, 2008, pp. 492-501.
3. -, "An Approach for Resolving Control and Data Mismatches in SoCs," School of Engineering, University of Auckland, Report 667, 2008.
4. K. Avnit, V. D'Silva, A. Sowmya, S. Ramesh, and S. Parameswaran, "A formal approach to the protocol converter problem," in DATE, March 2008, pp. 294-299.
5. V. D'Silva, S. Ramesh, and A. Sowmya, "Bridge over troubled wrappers: Automated interface synthesis," in VLSI Design Conference, 2004, p. 189.
6. R. Kumar, S. Nelvagal, and S. I. Marcus, ''A discrete event systems approach for protocol conversion," Discrete Event Dynamic Systems, voL 7, no. 3, pp. 295-315, 1997.
7. M. Tivoli, P. Fradet, A. Girault, and G. Gler, ''Adaptor synthesis for real-time components," in TACAS. Springer, 2007, pp. 185-200.
8. F. Maraninchi and Y. Remond, "Argos: An automaton-based synchronous language," Computer Languages, voL 27, no. 1-3, pp. 61-92, October 2001.
9. ARM, "AMBA Specification (Rev 2.0)," 1999.
10. O. Kupferman and M. Vardi, "Module checking [model checking ofopen systems]," in Computer Aided Verification. 8th International Conference, CAV'96. Berlin, Germany: Springer-Verlag, 1996, pp. 75-86.
11. G. Bhat, R. Cleaveland, and O. Grumberg, "Efficient on-the-fly model checking for CTL*," in LICS, 1995, pp. 388-397.
12. L. Carloni, K. McMillan, A. Saldanha, and A. Sangiovanni-Vincentelli, "A methodology for correct-by-construction latency insensitive design," in ICCAD, 1999, pp. 309-315.