Compact low-voltage rail-to-rail bulk-driven CMOS opamp for scaled technologies

ECCTD 2009 - European Conference on Circuit Theory and Design Conference Program

Volumn , Issue , 2009, Pages 263-266

  Carrillo, Juan M ^a   Pérez Aloe, Raquel ^a   Valverde, José M ^a   Duque Carrillo, J Francisco ^a   Torelli, Guido ^b  

^a UNIVERSITY OF EXTREMADURA   (Spain)

^b UNIVERSITY OF PAVIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BULK-DRIVEN; CMOS TECHNOLOGY; COMMON-MODE REJECTION RATIOS; EXPERIMENTAL DATA; LOW SUPPLY VOLTAGES; LOW-VOLTAGE; NANO SCALE; PERFORMANCE COMPARISON; RAIL-TO-RAIL; SCALED TECHNOLOGIES; SUPPLY VOLTAGES;

CMOS INTEGRATED CIRCUITS;

CIRCUIT THEORY;

EID: 71249091798     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECCTD.2009.5274941     Document Type: Conference Paper

References (9)

1. m constant-slew-rate high-bandwidth low-voltage rail-to-rail CMOS input stage for VLSI cell libraries," IEEE J. Solid-State Circuits, vol. 38, pp. 1364-1372, Aug. 2003.
2. m constant-slew-rate rail-to-rail input stage with static feedback and dynamic current steering for VLSI cell libraries," IEEE Trans. Circuits Syst. II, vol. 54, pp. 76-80, Jan. 2007.
3. B.J. Blalock, P.E. Allen, and G.A. Rincon-Mora, "Designing 1-V op amps using standard digital CMOS technology," IEEE Trans. Circuits Syst. II, vol. 45, pp. 769-780, Jul. 1998.
4. J.M. Carrillo, G. Torelli, R. Pérez-Aloe, and J.F. Duque-Carrillo, "1-V rail-to-rail CMOS opamp with improved bulk-driven input stage," IEEE J. Solid-State Circuits, vol. 42, pp. 508-517, Mar. 2007.
5. m, 1-Volt CMOS opamp," in Proc. IEEE Int. Symp. Circuits and Syst., 2000, vol. II, pp. 669-672.
6. Y. Haga, H. Zare-Hoseini, L. Berkovi, and I. Kale, "Design of a 0.8 Volt fully differential CMOS OTA using the bulk-driven technique," in Proc. IEEE Int. Symp. Circuits and Syst., 2005, pp. 220-223.
7. th ed.). New York: Wiley, 2001.
8. T.A.F. Duisters and E.C. Dijkmans, "A -90-dB THD rail-to-rail input opamp using a new local charge pump in CMOS," IEEE J. Solid- State Circuits, vol. 33, pp. 947-955, Jul. 1998.
9. m rail-to-rail common-mode range input stage with minimum CMRR degradation," IEEE J. Solid-State Circuits, vol. 28, pp. 661-666, Jun. 1993.