A Constant-gm Constant-Slew-Rate Rail-to-Rail Input Stage with Static Feedback and Dynamic Current Steering for VLSI Cell Libraries

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 1, 2007, Pages 76-80

  Song, Tongyu ^a   Hu, Jingyu ^a   Li, Xiaohong ^a   Yan, Shouli ^a  

^a The University of Texas at Austin   (United States)

Author keywords

CMOS analog integrated circuits; constant gm constant slew rate; operational amplifiers; rail to rail input stages

Indexed keywords

CMOS INTEGRATED CIRCUITS; FEEDBACK; MICROPROCESSOR CHIPS; MOS CAPACITORS; OPERATIONAL AMPLIFIERS; TEMPERATURE; TRANSISTORS;

CONSTANT SLEW RATE; RAIL-TO-RAIL INPUT STAGES;

VLSI CIRCUITS;

EID: 33847609197     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.882860     Document Type: Article

References (13)

1. m rail-to-rail input stage,” in Proc. IEEE ISCAS'92, May 3–6, 1992, vol. 6, pp. 2876–2879.
2. m input stage and a class AB rail-to-rail output stage,” in Proc. IEEE ISCAS'93, May 3–6, 1993, vol. 2, pp. 1314–1317.
3. S. Sakurai and M. Ismail, “Robust design of rail-to-rail CMOS operational amplifiers for a low power supply voltage,” IEEE J. Solid-State Circuits, vol. 31, no. 2, pp. 146–156, Feb. 1996.
4. R. Hogervorst, J. P. Tero, R. G. H. Eschauzier, and J. H. Huijsing, “A compact power-efficient 3-V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries,” IEEE J. Solid-State Circuits, vol. 29, no. 12, pp. 1505–1513, Dec. 1994.
5. m input-stage for low-voltage op amps,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 42, no. 11, pp. 886–895, Nov. 1995.
6. m input structure for LV amplifier,” in Proc. IEEE ISCAS'00, May 28–31, 2000, vol. 5, pp. 645–648.
7. m and slew-rate rail-to-rail CMOS input circuit and its application to analog cells for low voltage VLSI systems,” IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 701–712, May 1997.
8. m technique for rail-to-rail CMOS amplifier input stages,” in Proc. IEEE ISCAS'05, May 23-26, 2005, pp. 2567–2570.
9. m circuit technique,” Electron. Lett., vol. 38, no. 9, pp. 396–397, Apr. 2002.
10. m constant-slew-rate high-bandwidth low-voltage rail-to-rail CMOS input stage for VLSI cell libraries,” IEEE J. Solid-State Circuits, vol. 38, no. 8, pp. 1364–1372, Aug. 2003.
11. J. Ramirez-Angulo, R. G. Carvajal, J. Tombs, and A. Torralba, “Low-voltage CMOS op-amp with rail-to-rail input and output signal swing for continuous-time signal processing using multiple-input floating-gate transistors,” IEEE Trans. Circuits Syst. II, Analog. Digit. Signal Process., vol. 48, no. 1, pp. 111–116, Jan. 2001.
12. J. Ramírez-Angulo, M.-S. Sawant, S. Thoutam, A. J. Lopez-Martin, and R. G. Carvajal, “New low-voltage class AB/AB CMOS opamp with rail-to-rail input/output swing,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 4, pp. 289–293, Apr. 2006.
13. m rail-to-rail op amp input stage using dynamic current scaling technique,” in Proc. IEEE ISCAS'05, May 23–26, 2005, pp. 2571–2574.