|
Volumn , Issue , 2009, Pages
|
3D TSV processes and its assembly/packaging technology
|
Author keywords
[No Author keywords available]
|
Indexed keywords
3-D INTERCONNECTS;
3D PACKAGING;
3D STACKING;
ADVANCED PACKAGING;
CHIP STACKING;
ELECTRONIC PRODUCT;
FABRICATION PROCESS;
FORM FACTORS;
MATERIALS AND PROCESS;
MICRO-BUMPS;
OVERALL COSTS;
POWER CONSUMPTION;
POWER DISSIPATION;
PROCESS STEPS;
RESEARCH INSTITUTES;
SEMICONDUCTOR INDUSTRY;
SEMICONDUCTOR MANUFACTURERS;
SIGNAL SPEED;
THIN WAFERS;
THROUGH-SILICON-VIA;
ULTRA FINE PITCH;
APPROXIMATION THEORY;
COMPUTER CRIME;
ELECTRIC POWER UTILIZATION;
ELECTRONICS INDUSTRY;
PACKAGING;
SILICON WAFERS;
TECHNOLOGY;
THREE DIMENSIONAL;
WAFER BONDING;
CHIP SCALE PACKAGES;
|
EID: 70549105980
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/3DIC.2009.5306535 Document Type: Conference Paper |
Times cited : (45)
|
References (7)
|