Profiling large-vocabulary continuous speech recognition on embedded devices: A hardware resource sensitivity analysis

Proceedings of the Annual Conference of the International Speech Communication Association, INTERSPEECH

Volumn , Issue , 2009, Pages 1923-1926

  Yu, Kai ^a   Rutenbar, Rob A ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Hardware profiling; Software performance; Speech recognition

Indexed keywords

CONTINUOUS SPEECH; EMBEDDED DEVICE; EMBEDDED HARDWARE; EMBEDDED PLATFORMS; ENERGY CONSUMPTION; HARDWARE FEATURES; HARDWARE PROFILING; HARDWARE RESOURCES; LARGE VOCABULARY CONTINUOUS SPEECH RECOGNITION; MICRO ARCHITECTURES; RECOGNITION PERFORMANCE; SMARTPHONES; SOFTWARE PERFORMANCE; SPEECH RECOGNIZER;

COMPUTER SOFTWARE; CONTINUOUS SPEECH RECOGNITION; EMBEDDED SYSTEMS; HARDWARE; SENSITIVITY ANALYSIS; SPEECH COMMUNICATION;

COMPUTER HARDWARE;

EID: 70450161558     PISSN: None     EISSN: 19909772     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. Zhu, W., Zhou, B., Prosser, C., Krbec, P. and Gao, Y., "Recent advances of IBM's handheld speech translation system," in Proceedings of Interspeech, pp. 1181-1184, 2006.
2. Huggin-Daines, D., Kumar, M., Chan, A., Black, A., Ravishankar, M. and Rudnicky, A., "PocketSPHINX: a free, real-time continuous speech recognition system for hand-held devices," in Proceedings of ICASSP, pp. 185-188, 2006.
3. Cormie, D., "The ARM11 microarchitecture," White Paper, April 2002.
4. ARM Inc., "ARM136JF-S and ARM1136J-S technical reference manual," July 2007.
5. Intel. Core2 Duo. http://www.intel.com/products/processor/core2duo/index. htm.
6. Agaram, K., Keckler, S.W. and Burger, D., "A characterization of speech recognition on modern computer systems," in IEEE International Workshop on Workload Characterization, pp. 45-53, 2001.
7. nd Annual Workshop on Memory Performance Issues, May 2002.
8. Mathew, B., Davis, A. and Fang, Z., "A low-power accelerator for the SPHINX 3 speech recognition system," in Proc. of Int. Conf. on Compilers, Architecture and Synthesis for Embedded Systems, pp. 210-219, 2003.
9. Burger, D. and Austin, T., "The Simplescalar tool set version 2.0," Tech. Rep. 1342, Computer Sciences Department, University of Wisconsin, WI, 1997.
10. Zhang, Y., Parikh, D., Sankaranarayanan, K., Skadron, K. and Stan, M., "Hotleakage: a temperature-aware model of subthreshold and gate leakage for architects," Tech. Rep. CS-2003-05, University of Virginia, 2003.
11. Brooks, D., Tiwari, V. and Martonosi, M., "Wattch: a framework for architectural-level power analysis and optimizations," in 27th International Symposium on Computer Architecture (ISCA), pp. 83-94, June 2000.
12. Chapparo, P., Gonzalez, J. and Gonzalez, A., "Thermal-effective clustered microarchitectures," in First Workshop on Temperature-Aware Computer Systems (TACS-1), 2004.
13. Placeway, P., et. al., "The 1996 Hub-4 Sphinx-3 system," in Proc. of DARPA Speech Recognition Workshop, pp. 85-89, 1997.
14. Paul, D. B. and Baker, J. M., "The design for the Wall Street Journal-based CSR corpus," in Workshop on Speech and Natural Language, pp. 357-362, 1992.
15. Horowitz, M., Indermaur, T. and Gonzalez, R., "Low-power digital design," in IEEE Symposium on Low Power Electronics, pp. 8-11, 1994.
16. Lin, E. C., Yu, K., Rutenbar, R. A. and Chen, T., "Moving speech recognition from software to silicon: the In Silico Vox project," in Proceedings of Interspeech, pp. 2346-2349, 2006.