Moving speech recognition from software to silicon: the in silico vox project

INTERSPEECH 2006 and 9th International Conference on Spoken Language Processing, INTERSPEECH 2006 - ICSLP

Volumn 5, Issue , 2006, Pages 2346-2349

  Lin, Edward C ^a   Yu, Kai ^a   Rutenbar, Rob A ^a   Chen, Tsuhan ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

FPGA; Hardware; In silico vox; Silicon; Speech recognition; SPHINX

Indexed keywords

COMPUTER HARDWARE; DECODING; DEEP NEURAL NETWORKS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; SILICON;

BIT LEVEL; HARDWARE ARCHITECTURE; HARDWARE DESIGN; IN-SILICO; LOWER-POWER CONSUMPTION; SPHINX; WALL STREET JOURNAL;

SPEECH RECOGNITION;

EID: 44949188572     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. Brodersen, R.W. "Low-Voltage Design for Portable Systems," Panel Session Presentation, International Symposium on Solid State Circuits (ISSCC), Feb 2002.
2. Stolzle, A. et al. "Integrated Circuits for a Real-Time Large-Vocabulary Continuous Speech Recognition System," IEEE Journal of Solid-State Circuits, vol. 26 no. 1, pp 2-11, Jan 1991.
3. Hon, H. W. A Survery of Hardware Architectures Designed for Speech Recognition. Technical Report CMU-CS-91-169, 1991.
4. Mathew, B. Davis, A. and Fang, Z. "A Low-power Accelerator for the SPHINX 3 Speech Recognition System". In International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pg 210-219. ACM Press, 2003.
5. Krishna, R. Mahlke, S. and Austin, T. "Architectural optimizations for low-power, real-time speech recognition". In International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pages 220-231. 2003.
6. Nedevschi, S. Patra, R. and Brewer, E. "Hardware Speech Recognition on Low-Cost and Low-Power Devices," Proc. Design Automation Conference, 2005 .
7. CMU Sphinx Open Source Speech Recognition Engines, http://cmusphinx. sourceforge.net/html/cmusphinx.php.
8. Krishna, R. Austin, T. and Mahlke, S. "Insights into the Memory Demands of Speech Recognition Algorithms," ACM/IEEE 2nd Annual Workshop on Memory Performance Issues, May 2002.
9. Agaram, K. Keckler, S.W. and Burger, D.C. "Characterizing the SPHINX Speech Recognition System," IBM Austin Center for Advanced Studies Workshop, January, 2001
10. Intel Vtune Performance Analyzer Homepage. http://developer.intel.com/ software/products/vtune/.
11. Pallett, D., "A Look at NIST's Benchmark ASR Tests: Past, Present, and Future", Proc 2003 IEEE Workshop on Automatic Speech Recognition and Understanding.
12. Burger, D. and Austin, T. "The Simplescalar tool set version 2.0." Technical Report 1342, Dept of CS, UW, Madison, WI, Jun 1997.
13. Cantin, J. and Hill, M. "Cache Performance for Selected SPEC CPU2000 Benchmarks", Computer Architecture News, Sept 2001.
14. Chang, C. Wawrzynek, J. and Brodersen, R. W. "BEE2: A High-End Reconfigurable Computing System," IEEE Design and Test of Computers, 22(2): 114-125, Mar/Apr 2005.