SCOPUS 정보 검색 플랫폼

Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2008, Pages 579-582

Creating unique identifiers on field programmable gate arrays using natural processing variations

(4) Crouch, James W a Patel, Hiren J a Yong, C Kim a Bennington, Robert W b

a Air Force Institute of Technology (United States)

b AIR FORCE RESEARCH LABORATORY (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL FINGERPRINTS; FIELD PROGRAMMABLE GATE ARRAYS; MONITORING LOCATIONS; MONITORING METHODS; NATURAL PROCESSING; NATURAL VARIATIONS; SEMICONDUCTOR MANUFACTURING PROCESSES; SIGNAL TRANSITIONS; SMALL SAMPLES; UNIQUE IDENTIFIERS;

DIGITAL ARITHMETIC; LOGIC GATES; MONITORING; SIGNAL PROCESSING;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 54949115127 PISSN: None EISSN: None Source Type: Conference Proceeding
DOI: 10.1109/FPL.2008.4630013 Document Type: Conference Paper

Times cited : (4)

References (8)

1
- 4344587804
- Identification and authentication of integrated circuits
- B. Gassend, D. Lim, D. Clarke, M. van Dijk, and S. Devadas, "Identification and authentication of integrated circuits." Concurr. Comput.: Pract. Exper., vol. 16, no. 11, pp. 1077-1098, 2004.
- (2004) Concurr. Comput.: Pract. Exper , vol.16 , Issue.11 , pp. 1077-1098
- Gassend, B.¹ Lim, D.² Clarke, D.³ van Dijk, M.⁴ Devadas, S.⁵

2
- 34547307341
- Physical uncloneable functions for device authentication and secret key generation
- ACM
- G. E. Suh and S. Devadas, "Physical uncloneable functions for device authentication and secret key generation," in DAC '07: Proceedings of the 44th Annual Conference on Design Automation. ACM, 2007, pp. 9-14.
- (2007) DAC '07: Proceedings of the 44th Annual Conference on Design Automation , pp. 9-14
- Suh, G.E.¹ Devadas, S.²

3
- 34548818732
- A 1.6pj/bit 96circuit using process variations
- Feb
- Y. Su, J. Holleman, and B. Otis, "A 1.6pj/bit 96circuit using process variations," Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pp. 406-611, Feb. 2007.
- (2007) Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International , pp. 406-611
- Su, Y.¹ Holleman, J.² Otis, B.³

4
- 0003920076
- Kluwer Academic Publishers
- K. Bernstein, High Speed CMOS Design Styles. Kluwer Academic Publishers. 1998.
- (1998) High Speed CMOS Design Styles
- Bernstein, K.¹

5
- 84860357717
- Wiley-IEEE Press, ch. Models of Process Variations in Device and Interconnect
- D. Boning and S. Nassif. Design of High Performance Microprocessor Circuits. Wiley-IEEE Press. 2000, ch. Models of Process Variations in Device and Interconnect.
- (2000) Design of High Performance Microprocessor Circuits
- Boning, D.¹ Nassif, S.²

6
- 54949091400
- Xilinx. Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet, v4.6 ed., March 5 2007.
- Xilinx. Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet, v4.6 ed., March 5 2007.

7
- 54949144896
- -, Local Clocking Resources in Virtex-II Devices, vl.2.1 ed., April 23 2007.
- -, Local Clocking Resources in Virtex-II Devices, vl.2.1 ed., April 23 2007.

8
- 54949089118
- -, Local Clocking for MGT RXRECCLK in Virtex-II Pro Devices, vl.1 ed., November 18 2004.
- -, Local Clocking for MGT RXRECCLK in Virtex-II Pro Devices, vl.1 ed., November 18 2004.

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.